libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
lm4f/memorymap.h
Go to the documentation of this file.
1/*
2 * This file is part of the libopencm3 project.
3 *
4 * Copyright (C) 2011 Gareth McMullin <gareth@blacksphere.co.nz>
5 *
6 * This library is free software: you can redistribute it and/or modify
7 * it under the terms of the GNU Lesser General Public License as published by
8 * the Free Software Foundation, either version 3 of the License, or
9 * (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public License
17 * along with this library. If not, see <http://www.gnu.org/licenses/>.
18 */
19
20#ifndef LM4F_MEMORYMAP_H
21#define LM4F_MEMORYMAP_H
22
24
25/* --- LM4F specific peripheral definitions ----------------------------- */
26
27#define GPIOA_APB_BASE (0x40004000U)
28#define GPIOB_APB_BASE (0x40005000U)
29#define GPIOC_APB_BASE (0x40006000U)
30#define GPIOD_APB_BASE (0x40007000U)
31#define GPIOE_APB_BASE (0x40024000U)
32#define GPIOF_APB_BASE (0x40025000U)
33#define GPIOG_APB_BASE (0x40026000U)
34#define GPIOH_APB_BASE (0x40027000U)
35#define GPIOJ_APB_BASE (0x4003D000U)
36
37#define GPIOA_BASE (0x40058000U)
38#define GPIOB_BASE (0x40059000U)
39#define GPIOC_BASE (0x4005A000U)
40#define GPIOD_BASE (0x4005B000U)
41#define GPIOE_BASE (0x4005C000U)
42#define GPIOF_BASE (0x4005D000U)
43#define GPIOG_BASE (0x4005E000U)
44#define GPIOH_BASE (0x4005F000U)
45#define GPIOJ_BASE (0x40060000U)
46#define GPIOK_BASE (0x40061000U)
47#define GPIOL_BASE (0x40062000U)
48#define GPIOM_BASE (0x40063000U)
49#define GPION_BASE (0x40064000U)
50#define GPIOP_BASE (0x40065000U)
51#define GPIOQ_BASE (0x40066000U)
52
53#define TIMER0_BASE (0x40030000U)
54#define TIMER1_BASE (0x40031000U)
55#define TIMER2_BASE (0x40032000U)
56#define TIMER3_BASE (0x40033000U)
57#define TIMER4_BASE (0x40034000U)
58#define TIMER5_BASE (0x40035000U)
59
60#define WTIMER0 (0x40036000U)
61#define WTIMER1 (0x40037000U)
62#define WTIMER2 (0x4004C000U)
63#define WTIMER3 (0x4004D000U)
64#define WTIMER4 (0x4004E000U)
65#define WTIMER5 (0x4004F000U)
66
67#define UART0_BASE (0x4000C000U)
68#define UART1_BASE (0x4000D000U)
69#define UART2_BASE (0x4000E000U)
70#define UART3_BASE (0x4000F000U)
71#define UART4_BASE (0x40010000U)
72#define UART5_BASE (0x40011000U)
73#define UART6_BASE (0x40012000U)
74#define UART7_BASE (0x40013000U)
75
76#define SSI0_BASE (0x40008000U)
77#define SSI1_BASE (0x40009000U)
78#define SSI2_BASE (0x4000A000U)
79#define SSI3_BASE (0x4000B000U)
80
81#define USB_BASE (0x40050000U)
82
83#define SYSCTL_BASE (0x400FE000U)
84
85#endif