libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
sam/3n/vector_nvic.c
Go to the documentation of this file.
1/* This file is part of the libopencm3 project.
2 *
3 * It was generated by the irq2nvic_h script.
4 *
5 * This part needs to get included in the compilation unit where
6 * blocking_handler gets defined due to the way #pragma works.
7 */
8
9
10/** @defgroup CM3_nvic_isrdecls_SAM3N User interrupt service routines (ISR) defaults for Atmel SAM3N series
11 @ingroup CM3_nvic_isrdecls
12
13 @{*/
14
15void supc_isr(void) __attribute__((weak, alias("blocking_handler")));
16void rstc_isr(void) __attribute__((weak, alias("blocking_handler")));
17void rtc_isr(void) __attribute__((weak, alias("blocking_handler")));
18void rtt_isr(void) __attribute__((weak, alias("blocking_handler")));
19void wdt_isr(void) __attribute__((weak, alias("blocking_handler")));
20void pmc_isr(void) __attribute__((weak, alias("blocking_handler")));
21void eefc_isr(void) __attribute__((weak, alias("blocking_handler")));
22void reserved0_isr(void) __attribute__((weak, alias("blocking_handler")));
23void uart0_isr(void) __attribute__((weak, alias("blocking_handler")));
24void uart1_isr(void) __attribute__((weak, alias("blocking_handler")));
25void reserved1_isr(void) __attribute__((weak, alias("blocking_handler")));
26void pioa_isr(void) __attribute__((weak, alias("blocking_handler")));
27void piob_isr(void) __attribute__((weak, alias("blocking_handler")));
28void pioc_isr(void) __attribute__((weak, alias("blocking_handler")));
29void usart0_isr(void) __attribute__((weak, alias("blocking_handler")));
30void usart1_isr(void) __attribute__((weak, alias("blocking_handler")));
31void reserved2_isr(void) __attribute__((weak, alias("blocking_handler")));
32void reserved3_isr(void) __attribute__((weak, alias("blocking_handler")));
33void reserved4_isr(void) __attribute__((weak, alias("blocking_handler")));
34void twi0_isr(void) __attribute__((weak, alias("blocking_handler")));
35void twi1_isr(void) __attribute__((weak, alias("blocking_handler")));
36void spi_isr(void) __attribute__((weak, alias("blocking_handler")));
37void reserved5_isr(void) __attribute__((weak, alias("blocking_handler")));
38void tc0_isr(void) __attribute__((weak, alias("blocking_handler")));
39void tc1_isr(void) __attribute__((weak, alias("blocking_handler")));
40void tc2_isr(void) __attribute__((weak, alias("blocking_handler")));
41void tc3_isr(void) __attribute__((weak, alias("blocking_handler")));
42void tc4_isr(void) __attribute__((weak, alias("blocking_handler")));
43void tc5_isr(void) __attribute__((weak, alias("blocking_handler")));
44void adc_isr(void) __attribute__((weak, alias("blocking_handler")));
45void dacc_isr(void) __attribute__((weak, alias("blocking_handler")));
46void pwm_isr(void) __attribute__((weak, alias("blocking_handler")));
47
48/**@}*/
49
50/* Initialization template for the interrupt vector table. This definition is
51 * used by the startup code generator (vector.c) to set the initial values for
52 * the interrupt handling routines to the chip family specific _isr weak
53 * symbols. */
54
55#define IRQ_HANDLERS \
56 [NVIC_SUPC_IRQ] = supc_isr, \
57 [NVIC_RSTC_IRQ] = rstc_isr, \
58 [NVIC_RTC_IRQ] = rtc_isr, \
59 [NVIC_RTT_IRQ] = rtt_isr, \
60 [NVIC_WDT_IRQ] = wdt_isr, \
61 [NVIC_PMC_IRQ] = pmc_isr, \
62 [NVIC_EEFC_IRQ] = eefc_isr, \
63 [NVIC_RESERVED0_IRQ] = reserved0_isr, \
64 [NVIC_UART0_IRQ] = uart0_isr, \
65 [NVIC_UART1_IRQ] = uart1_isr, \
66 [NVIC_RESERVED1_IRQ] = reserved1_isr, \
67 [NVIC_PIOA_IRQ] = pioa_isr, \
68 [NVIC_PIOB_IRQ] = piob_isr, \
69 [NVIC_PIOC_IRQ] = pioc_isr, \
70 [NVIC_USART0_IRQ] = usart0_isr, \
71 [NVIC_USART1_IRQ] = usart1_isr, \
72 [NVIC_RESERVED2_IRQ] = reserved2_isr, \
73 [NVIC_RESERVED3_IRQ] = reserved3_isr, \
74 [NVIC_RESERVED4_IRQ] = reserved4_isr, \
75 [NVIC_TWI0_IRQ] = twi0_isr, \
76 [NVIC_TWI1_IRQ] = twi1_isr, \
77 [NVIC_SPI_IRQ] = spi_isr, \
78 [NVIC_RESERVED5_IRQ] = reserved5_isr, \
79 [NVIC_TC0_IRQ] = tc0_isr, \
80 [NVIC_TC1_IRQ] = tc1_isr, \
81 [NVIC_TC2_IRQ] = tc2_isr, \
82 [NVIC_TC3_IRQ] = tc3_isr, \
83 [NVIC_TC4_IRQ] = tc4_isr, \
84 [NVIC_TC5_IRQ] = tc5_isr, \
85 [NVIC_ADC_IRQ] = adc_isr, \
86 [NVIC_DACC_IRQ] = dacc_isr, \
87 [NVIC_PWM_IRQ] = pwm_isr
void wdt_isr(void)
void reserved2_isr(void)
void piob_isr(void)
void pioc_isr(void)
void twi0_isr(void)
void spi_isr(void)
void adc_isr(void)
void tc4_isr(void)
void usart0_isr(void)
void tc5_isr(void)
void reserved1_isr(void)
void uart1_isr(void)
void reserved5_isr(void)
void tc2_isr(void)
void tc3_isr(void)
void pwm_isr(void)
void usart1_isr(void)
void reserved4_isr(void)
void reserved3_isr(void)
void reserved0_isr(void)
void uart0_isr(void)
void rtc_isr(void)
void tc1_isr(void)
void pioa_isr(void)
void eefc_isr(void)
void tc0_isr(void)
void pmc_isr(void)
void dacc_isr(void)
void twi1_isr(void)
void supc_isr(void)
void rtt_isr(void)
void rstc_isr(void)