libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
sam/d/vector_nvic.c
Go to the documentation of this file.
1/* This file is part of the libopencm3 project.
2 *
3 * It was generated by the irq2nvic_h script.
4 *
5 * This part needs to get included in the compilation unit where
6 * blocking_handler gets defined due to the way #pragma works.
7 */
8
9
10/** @defgroup CM3_nvic_isrdecls_SAMD User interrupt service routines (ISR) defaults for Atmel SAMD series
11 @ingroup CM3_nvic_isrdecls
12
13 @{*/
14
15void pm_isr(void) __attribute__((weak, alias("blocking_handler")));
16void sysctrl_isr(void) __attribute__((weak, alias("blocking_handler")));
17void wdt_isr(void) __attribute__((weak, alias("blocking_handler")));
18void rtc_isr(void) __attribute__((weak, alias("blocking_handler")));
19void eic_isr(void) __attribute__((weak, alias("blocking_handler")));
20void nvmctrl_isr(void) __attribute__((weak, alias("blocking_handler")));
21void dmac_isr(void) __attribute__((weak, alias("blocking_handler")));
22void reserved1_isr(void) __attribute__((weak, alias("blocking_handler")));
23void evsys_isr(void) __attribute__((weak, alias("blocking_handler")));
24void sercom0_isr(void) __attribute__((weak, alias("blocking_handler")));
25void sercom1_isr(void) __attribute__((weak, alias("blocking_handler")));
26void sercom2_isr(void) __attribute__((weak, alias("blocking_handler")));
27void tcc0_isr(void) __attribute__((weak, alias("blocking_handler")));
28void tc1_isr(void) __attribute__((weak, alias("blocking_handler")));
29void tc2_isr(void) __attribute__((weak, alias("blocking_handler")));
30void adc_isr(void) __attribute__((weak, alias("blocking_handler")));
31void ac_isr(void) __attribute__((weak, alias("blocking_handler")));
32void dac_isr(void) __attribute__((weak, alias("blocking_handler")));
33void ptc_isr(void) __attribute__((weak, alias("blocking_handler")));
34
35/**@}*/
36
37/* Initialization template for the interrupt vector table. This definition is
38 * used by the startup code generator (vector.c) to set the initial values for
39 * the interrupt handling routines to the chip family specific _isr weak
40 * symbols. */
41
42#define IRQ_HANDLERS \
43 [NVIC_PM_IRQ] = pm_isr, \
44 [NVIC_SYSCTRL_IRQ] = sysctrl_isr, \
45 [NVIC_WDT_IRQ] = wdt_isr, \
46 [NVIC_RTC_IRQ] = rtc_isr, \
47 [NVIC_EIC_IRQ] = eic_isr, \
48 [NVIC_NVMCTRL_IRQ] = nvmctrl_isr, \
49 [NVIC_DMAC_IRQ] = dmac_isr, \
50 [NVIC_RESERVED1_IRQ] = reserved1_isr, \
51 [NVIC_EVSYS_IRQ] = evsys_isr, \
52 [NVIC_SERCOM0_IRQ] = sercom0_isr, \
53 [NVIC_SERCOM1_IRQ] = sercom1_isr, \
54 [NVIC_SERCOM2_IRQ] = sercom2_isr, \
55 [NVIC_TCC0_IRQ] = tcc0_isr, \
56 [NVIC_TC1_IRQ] = tc1_isr, \
57 [NVIC_TC2_IRQ] = tc2_isr, \
58 [NVIC_ADC_IRQ] = adc_isr, \
59 [NVIC_AC_IRQ] = ac_isr, \
60 [NVIC_DAC_IRQ] = dac_isr, \
61 [NVIC_PTC_IRQ] = ptc_isr
void wdt_isr(void)
void sercom0_isr(void)
void dac_isr(void)
void eic_isr(void)
void ptc_isr(void)
void pm_isr(void)
void sysctrl_isr(void)
void ac_isr(void)
void adc_isr(void)
void nvmctrl_isr(void)
void sercom2_isr(void)
void reserved1_isr(void)
void tc2_isr(void)
void rtc_isr(void)
void evsys_isr(void)
void tc1_isr(void)
void sercom1_isr(void)
void tcc0_isr(void)
void dmac_isr(void)