libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
stm32/f1/nvic.h
Go to the documentation of this file.
1/* This file is part of the libopencm3 project.
2 *
3 * It was generated by the irq2nvic_h script from ./include/libopencm3/stm32/f1/irq.json
4 */
5
6#ifndef LIBOPENCM3_STM32_F1_NVIC_H
7#define LIBOPENCM3_STM32_F1_NVIC_H
8
10
11/** @defgroup CM3_nvic_defines_irqs User interrupts for STM32 F1 series
12 @ingroup CM3_nvic_defines
13
14 @{*/
15
16#define NVIC_WWDG_IRQ 0
17#define NVIC_PVD_IRQ 1
18#define NVIC_TAMPER_IRQ 2
19#define NVIC_RTC_IRQ 3
20#define NVIC_FLASH_IRQ 4
21#define NVIC_RCC_IRQ 5
22#define NVIC_EXTI0_IRQ 6
23#define NVIC_EXTI1_IRQ 7
24#define NVIC_EXTI2_IRQ 8
25#define NVIC_EXTI3_IRQ 9
26#define NVIC_EXTI4_IRQ 10
27#define NVIC_DMA1_CHANNEL1_IRQ 11
28#define NVIC_DMA1_CHANNEL2_IRQ 12
29#define NVIC_DMA1_CHANNEL3_IRQ 13
30#define NVIC_DMA1_CHANNEL4_IRQ 14
31#define NVIC_DMA1_CHANNEL5_IRQ 15
32#define NVIC_DMA1_CHANNEL6_IRQ 16
33#define NVIC_DMA1_CHANNEL7_IRQ 17
34#define NVIC_ADC1_2_IRQ 18
35#define NVIC_USB_HP_CAN_TX_IRQ 19
36#define NVIC_USB_LP_CAN_RX0_IRQ 20
37#define NVIC_CAN_RX1_IRQ 21
38#define NVIC_CAN_SCE_IRQ 22
39#define NVIC_EXTI9_5_IRQ 23
40#define NVIC_TIM1_BRK_IRQ 24
41#define NVIC_TIM1_UP_IRQ 25
42#define NVIC_TIM1_TRG_COM_IRQ 26
43#define NVIC_TIM1_CC_IRQ 27
44#define NVIC_TIM2_IRQ 28
45#define NVIC_TIM3_IRQ 29
46#define NVIC_TIM4_IRQ 30
47#define NVIC_I2C1_EV_IRQ 31
48#define NVIC_I2C1_ER_IRQ 32
49#define NVIC_I2C2_EV_IRQ 33
50#define NVIC_I2C2_ER_IRQ 34
51#define NVIC_SPI1_IRQ 35
52#define NVIC_SPI2_IRQ 36
53#define NVIC_USART1_IRQ 37
54#define NVIC_USART2_IRQ 38
55#define NVIC_USART3_IRQ 39
56#define NVIC_EXTI15_10_IRQ 40
57#define NVIC_RTC_ALARM_IRQ 41
58#define NVIC_USB_WAKEUP_IRQ 42
59#define NVIC_TIM8_BRK_IRQ 43
60#define NVIC_TIM8_UP_IRQ 44
61#define NVIC_TIM8_TRG_COM_IRQ 45
62#define NVIC_TIM8_CC_IRQ 46
63#define NVIC_ADC3_IRQ 47
64#define NVIC_FSMC_IRQ 48
65#define NVIC_SDIO_IRQ 49
66#define NVIC_TIM5_IRQ 50
67#define NVIC_SPI3_IRQ 51
68#define NVIC_UART4_IRQ 52
69#define NVIC_UART5_IRQ 53
70#define NVIC_TIM6_IRQ 54
71#define NVIC_TIM7_IRQ 55
72#define NVIC_DMA2_CHANNEL1_IRQ 56
73#define NVIC_DMA2_CHANNEL2_IRQ 57
74#define NVIC_DMA2_CHANNEL3_IRQ 58
75#define NVIC_DMA2_CHANNEL4_5_IRQ 59
76#define NVIC_DMA2_CHANNEL5_IRQ 60
77#define NVIC_ETH_IRQ 61
78#define NVIC_ETH_WKUP_IRQ 62
79#define NVIC_CAN2_TX_IRQ 63
80#define NVIC_CAN2_RX0_IRQ 64
81#define NVIC_CAN2_RX1_IRQ 65
82#define NVIC_CAN2_SCE_IRQ 66
83#define NVIC_OTG_FS_IRQ 67
84
85#define NVIC_IRQ_COUNT 68
86
87/**@}*/
88
89/** @defgroup CM3_nvic_isrprototypes_STM32F1 User interrupt service routines (ISR) prototypes for STM32 F1 series
90 @ingroup CM3_nvic_isrprototypes
91
92 @{*/
93
95
96void wwdg_isr(void);
97void pvd_isr(void);
98void tamper_isr(void);
99void rtc_isr(void);
100void flash_isr(void);
101void rcc_isr(void);
102void exti0_isr(void);
103void exti1_isr(void);
104void exti2_isr(void);
105void exti3_isr(void);
106void exti4_isr(void);
114void adc1_2_isr(void);
117void can_rx1_isr(void);
118void can_sce_isr(void);
119void exti9_5_isr(void);
120void tim1_brk_isr(void);
121void tim1_up_isr(void);
123void tim1_cc_isr(void);
124void tim2_isr(void);
125void tim3_isr(void);
126void tim4_isr(void);
127void i2c1_ev_isr(void);
128void i2c1_er_isr(void);
129void i2c2_ev_isr(void);
130void i2c2_er_isr(void);
131void spi1_isr(void);
132void spi2_isr(void);
133void usart1_isr(void);
134void usart2_isr(void);
135void usart3_isr(void);
136void exti15_10_isr(void);
137void rtc_alarm_isr(void);
138void usb_wakeup_isr(void);
139void tim8_brk_isr(void);
140void tim8_up_isr(void);
142void tim8_cc_isr(void);
143void adc3_isr(void);
144void fsmc_isr(void);
145void sdio_isr(void);
146void tim5_isr(void);
147void spi3_isr(void);
148void uart4_isr(void);
149void uart5_isr(void);
150void tim6_isr(void);
151void tim7_isr(void);
157void eth_isr(void);
158void eth_wkup_isr(void);
159void can2_tx_isr(void);
160void can2_rx0_isr(void);
161void can2_rx1_isr(void);
162void can2_sce_isr(void);
163void otg_fs_isr(void);
164
166
167/**@}*/
168
169#endif /* LIBOPENCM3_STM32_F1_NVIC_H */
#define END_DECLS
Definition: common.h:34
#define BEGIN_DECLS
Definition: common.h:33
void tim5_isr(void)
void tim1_brk_isr(void)
void sdio_isr(void)
void eth_isr(void)
void fsmc_isr(void)
void tim1_up_isr(void)
void tim6_isr(void)
void i2c1_ev_isr(void)
void adc1_2_isr(void)
void tim2_isr(void)
void uart5_isr(void)
void usart3_isr(void)
void dma2_channel1_isr(void)
void usb_wakeup_isr(void)
void i2c1_er_isr(void)
void usb_hp_can_tx_isr(void)
void i2c2_er_isr(void)
void exti2_isr(void)
void can_sce_isr(void)
void rcc_isr(void)
void i2c2_ev_isr(void)
void eth_wkup_isr(void)
void usart2_isr(void)
void wwdg_isr(void)
void tamper_isr(void)
void tim8_up_isr(void)
void flash_isr(void)
void can2_sce_isr(void)
void uart4_isr(void)
void tim1_trg_com_isr(void)
void dma1_channel3_isr(void)
void tim8_cc_isr(void)
void tim1_cc_isr(void)
void dma1_channel6_isr(void)
void can2_rx0_isr(void)
void pvd_isr(void)
void dma2_channel2_isr(void)
void exti3_isr(void)
void usart1_isr(void)
void exti0_isr(void)
void tim8_trg_com_isr(void)
void can2_rx1_isr(void)
void exti15_10_isr(void)
void dma1_channel7_isr(void)
void dma2_channel4_5_isr(void)
void spi3_isr(void)
void dma1_channel1_isr(void)
void rtc_alarm_isr(void)
void dma2_channel3_isr(void)
void spi2_isr(void)
void can2_tx_isr(void)
void rtc_isr(void)
void usb_lp_can_rx0_isr(void)
void tim3_isr(void)
void tim8_brk_isr(void)
void exti9_5_isr(void)
void dma1_channel4_isr(void)
void dma1_channel2_isr(void)
void can_rx1_isr(void)
void dma1_channel5_isr(void)
void exti1_isr(void)
void exti4_isr(void)
void dma2_channel5_isr(void)
void otg_fs_isr(void)
void spi1_isr(void)
void tim4_isr(void)
void tim7_isr(void)
void adc3_isr(void)