libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
stm32/f3/memorymap.h
Go to the documentation of this file.
1
/*
2
* This file is part of the libopencm3 project.
3
*
4
* Copyright (C) 2011 Fergus Noble <fergusnoble@gmail.com>
5
* Modified by 2013 Fernando Cortes <fernando.corcam@gmail.com> (stm32f3)
6
* Modified by 2013 Guillermo Rivera <memogrg@gmail.com> (stm32f3)
7
*
8
* This library is free software: you can redistribute it and/or modify
9
* it under the terms of the GNU Lesser General Public License as published by
10
* the Free Software Foundation, either version 3 of the License, or
11
* (at your option) any later version.
12
*
13
* This library is distributed in the hope that it will be useful,
14
* but WITHOUT ANY WARRANTY; without even the implied warranty of
15
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16
* GNU Lesser General Public License for more details.
17
*
18
* You should have received a copy of the GNU Lesser General Public License
19
* along with this library. If not, see <http://www.gnu.org/licenses/>.
20
*/
21
22
#ifndef LIBOPENCM3_MEMORYMAP_H
23
#define LIBOPENCM3_MEMORYMAP_H
24
25
#include <
libopencm3/cm3/memorymap.h
>
26
27
/* --- STM32F3 specific peripheral definitions ----------------------------- */
28
29
/* Memory map for all busses */
30
#define FLASH_BASE (0x08000000U)
31
#define PERIPH_BASE (0x40000000U)
32
#define PERIPH_BASE_APB1 (PERIPH_BASE + 0x00000)
33
#define PERIPH_BASE_APB2 (PERIPH_BASE + 0x10000)
34
#define PERIPH_BASE_AHB1 (PERIPH_BASE + 0x20000)
35
#define PERIPH_BASE_AHB2 (0x48000000U)
36
#define PERIPH_BASE_AHB3 (0x50000000U)
37
38
/* Register boundary addresses */
39
40
/* APB1 */
41
#define TIM2_BASE (PERIPH_BASE_APB1 + 0x0000)
42
#define TIM3_BASE (PERIPH_BASE_APB1 + 0x0400)
43
#define TIM4_BASE (PERIPH_BASE_APB1 + 0x0800)
44
/* PERIPH_BASE_APB1 + 0x0C00 (0x4000 0C00 - 0x4000 0FFF): Reserved */
45
#define TIM6_BASE (PERIPH_BASE_APB1 + 0x1000)
46
#define TIM7_BASE (PERIPH_BASE_APB1 + 0x1400)
47
/* PERIPH_BASE_APB1 + 0x1800 (0x4000 1800 - 0x4000 27FF): Reserved */
48
#define RTC_BASE (PERIPH_BASE_APB1 + 0x2800)
49
#define WWDG_BASE (PERIPH_BASE_APB1 + 0x2c00)
50
#define IWDG_BASE (PERIPH_BASE_APB1 + 0x3000)
51
#define I2S2_EXT_BASE (PERIPH_BASE_APB1 + 0x3400)
52
#define SPI2_BASE (PERIPH_BASE_APB1 + 0x3800)
53
#define SPI3_BASE (PERIPH_BASE_APB1 + 0x3c00)
54
#define I2S3_EXT_BASE (PERIPH_BASE_APB1 + 0x4000)
55
#define USART2_BASE (PERIPH_BASE_APB1 + 0x4400)
56
#define USART3_BASE (PERIPH_BASE_APB1 + 0x4800)
57
#define UART4_BASE (PERIPH_BASE_APB1 + 0x4c00)
58
#define UART5_BASE (PERIPH_BASE_APB1 + 0x5000)
59
#define I2C1_BASE (PERIPH_BASE_APB1 + 0x5400)
60
#define I2C2_BASE (PERIPH_BASE_APB1 + 0x5800)
61
#define USB_DEV_FS_BASE (PERIPH_BASE_APB1 + 0x5C00)
62
#define USB_PMA_BASE (PERIPH_BASE_APB1 + 0x6000)
63
#define BX_CAN1_BASE (PERIPH_BASE_APB1 + 0x6400)
64
/* PERIPH_BASE_APB1 + 0x6800 (0x4000 6800 - 0x4000 6BFF): Reserved */
65
/* PERIPH_BASE_APB1 + 0x6C00 (0x4000 6C00 - 0x4000 6FFF): Reserved */
66
#define POWER_CONTROL_BASE (PERIPH_BASE_APB1 + 0x7000)
67
#define DAC1_BASE (PERIPH_BASE_APB1 + 0x7400)
68
#define I2C3_BASE (PERIPH_BASE_APB1 + 0x7800)
69
#define DAC2_BASE (PERIPH_BASE_APB1 + 0x9800)
70
/* PERIPH_BASE_APB1 + 0x7800 (0x4000 7800 - 0x4000 7FFF): Reserved */
71
72
73
/* APB2 */
74
#define HRTIM_BASE (PERIPH_BASE_APB2 + 0x7400)
75
#define TIM17_BASE (PERIPH_BASE_APB2 + 0x4800)
76
#define TIM16_BASE (PERIPH_BASE_APB2 + 0x4400)
77
#define TIM15_BASE (PERIPH_BASE_APB2 + 0x4000)
78
/* PERIPH_BASE_APB2 + 0x3C00 (0x4001 3C00 - 0x4001 3FFF): Reserved */
79
#define SPI4_BASE (PERIPH_BASE_APB2 + 0x3C00)
80
#define USART1_BASE (PERIPH_BASE_APB2 + 0x3800)
81
#define TIM8_BASE (PERIPH_BASE_APB2 + 0x3400)
82
#define SPI1_BASE (PERIPH_BASE_APB2 + 0x3000)
83
#define TIM1_BASE (PERIPH_BASE_APB2 + 0x2C00)
84
/* PERIPH_BASE_APB2 + 0x0800 (0x4001 0800 - 0x4001 2BFF): Reserved */
85
#define EXTI_BASE (PERIPH_BASE_APB2 + 0x0400)
86
#define SYSCFG_BASE (PERIPH_BASE_APB2 + 0x0000)
87
#define COMP_BASE (PERIPH_BASE_APB2 + 0x0000)
88
#define OPAMP_BASE (PERIPH_BASE_APB2 + 0x0000)
89
90
91
/* AHB2 */
92
#define GPIO_PORT_A_BASE (PERIPH_BASE_AHB2 + 0x0000)
93
#define GPIO_PORT_B_BASE (PERIPH_BASE_AHB2 + 0x0400)
94
#define GPIO_PORT_C_BASE (PERIPH_BASE_AHB2 + 0x0800)
95
#define GPIO_PORT_D_BASE (PERIPH_BASE_AHB2 + 0x0C00)
96
#define GPIO_PORT_E_BASE (PERIPH_BASE_AHB2 + 0x1000)
97
#define GPIO_PORT_F_BASE (PERIPH_BASE_AHB2 + 0x1400)
98
#define GPIO_PORT_G_BASE (PERIPH_BASE_AHB2 + 0x1800)
99
#define GPIO_PORT_H_BASE (PERIPH_BASE_AHB2 + 0x1C00)
100
101
102
/* AHB1 */
103
#define TSC_BASE (PERIPH_BASE_AHB1 + 0x4000)
104
/* PERIPH_BASE_AHB1 + 0x3400 (0x4002 3400 - 0x4002 37FF): Reserved */
105
#define CRC_BASE (PERIPH_BASE_AHB1 + 0x3000)
106
/* PERIPH_BASE_AHB1 + 0x2400 (0x4002 2400 - 0x4002 2FFF): Reserved */
107
#define FLASH_MEM_INTERFACE_BASE (PERIPH_BASE_AHB1 + 0x2000)
108
/* PERIPH_BASE_AHB1 + 0x1400 (0x4002 1400 - 0x4002 1FFF): Reserved */
109
#define RCC_BASE (PERIPH_BASE_AHB1 + 0x1000)
110
/* PERIPH_BASE_AHB1 + 0x0800 (0x4002 0800 - 0x4002 0FFF): Reserved */
111
#define DMA1_BASE (PERIPH_BASE_AHB1 + 0x0000)
112
#define DMA2_BASE (PERIPH_BASE_AHB1 + 0x0400)
113
114
115
/* AHB3 */
116
#define ADC3_BASE (PERIPH_BASE_AHB3 + 0x0400)
117
#define ADC4_BASE (PERIPH_BASE_AHB3 + 0x0500)
118
#define ADC1_BASE (PERIPH_BASE_AHB3 + 0x0000)
119
#define ADC2_BASE (PERIPH_BASE_AHB3 + 0x0100)
120
121
/* PPIB */
122
#define DBGMCU_BASE (PPBI_BASE + 0x00042000)
123
124
/* Device Electronic Signature */
125
#define DESIG_FLASH_SIZE_BASE (0x1FFFF7CCU)
126
#define DESIG_UNIQUE_ID_BASE (0x1FFFF7ACU)
127
#define DESIG_UNIQUE_ID0 MMIO32(DESIG_UNIQUE_ID_BASE)
128
#define DESIG_UNIQUE_ID1 MMIO32(DESIG_UNIQUE_ID_BASE + 4)
129
#define DESIG_UNIQUE_ID2 MMIO32(DESIG_UNIQUE_ID_BASE + 8)
130
131
/* ST provided factory calibration values @ 3.3V */
132
#define ST_VREFINT_CAL MMIO16(0x1FFFF7BA)
133
#define ST_TSENSE_CAL1_30C MMIO16(0x1FFFF7B8)
134
#define ST_TSENSE_CAL2_110C MMIO16(0x1FFFF7C2)
135
136
#endif
memorymap.h
include
libopencm3
stm32
f3
memorymap.h
Generated on Tue Mar 7 2023 16:11:35 for libopencm3 by
1.9.4
1.9.4 1.9.4