libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
vf6xx/nvic.h
Go to the documentation of this file.
1/* This file is part of the libopencm3 project.
2 *
3 * It was generated by the irq2nvic_h script from ./include/libopencm3/vf6xx/irq.json
4 */
5
6#ifndef LIBOPENCM3_VF6XX_NVIC_H
7#define LIBOPENCM3_VF6XX_NVIC_H
8
10
11/** @defgroup CM3_nvic_defines_irqs User interrupts for VF6xx series
12 @ingroup CM3_nvic_defines
13
14 @{*/
15
16#define NVIC_CPU2CPU_INT0_IRQ 0
17#define NVIC_CPU2CPU_INT1_IRQ 1
18#define NVIC_CPU2CPU_INT2_IRQ 2
19#define NVIC_CPU2CPU_INT3_IRQ 3
20#define NVIC_DIRECTED0_SEMA4_IRQ 4
21#define NVIC_DIRECTED1_MCM_IRQ 5
22#define NVIC_DIRECTED2_IRQ 6
23#define NVIC_DIRECTED3_IRQ 7
24#define NVIC_DMA0_IRQ 8
25#define NVIC_DMA0_ERROR_IRQ 9
26#define NVIC_DMA1_IRQ 10
27#define NVIC_DMA1_ERROR_IRQ 11
28#define NVIC_RESERVED0_IRQ 12
29#define NVIC_RESERVED1_IRQ 13
30#define NVIC_MSCM_ECC0_IRQ 14
31#define NVIC_MSCM_ECC1_IRQ 15
32#define NVIC_CSU_ALARM_IRQ 16
33#define NVIC_RESERVED2_IRQ 17
34#define NVIC_MSCM_ACTZS_IRQ 18
35#define NVIC_RESERVED3_IRQ 19
36#define NVIC_WDOG_A5_IRQ 20
37#define NVIC_WDOG_M4_IRQ 21
38#define NVIC_WDOG_SNVS_IRQ 22
39#define NVIC_CP1_BOOT_FAIL_IRQ 23
40#define NVIC_QSPI0_IRQ 24
41#define NVIC_QSPI1_IRQ 25
42#define NVIC_DDRMC_IRQ 26
43#define NVIC_SDHC0_IRQ 27
44#define NVIC_SDHC1_IRQ 28
45#define NVIC_RESERVED4_IRQ 29
46#define NVIC_DCU0_IRQ 30
47#define NVIC_DCU1_IRQ 31
48#define NVIC_VIU_IRQ 32
49#define NVIC_RESERVED5_IRQ 33
50#define NVIC_RESERVED6_IRQ 34
51#define NVIC_RLE_IRQ 35
52#define NVIC_SEG_LCD_IRQ 36
53#define NVIC_RESERVED7_IRQ 37
54#define NVIC_RESERVED8_IRQ 38
55#define NVIC_PIT_IRQ 39
56#define NVIC_LPTIMER0_IRQ 40
57#define NVIC_RESERVED9_IRQ 41
58#define NVIC_FLEXTIMER0_IRQ 42
59#define NVIC_FLEXTIMER1_IRQ 43
60#define NVIC_FLEXTIMER2_IRQ 44
61#define NVIC_FLEXTIMER3_IRQ 45
62#define NVIC_RESERVED10_IRQ 46
63#define NVIC_RESERVED11_IRQ 47
64#define NVIC_RESERVED12_IRQ 48
65#define NVIC_RESERVED13_IRQ 49
66#define NVIC_USBPHY0_IRQ 50
67#define NVIC_USBPHY1_IRQ 51
68#define NVIC_RESERVED14_IRQ 52
69#define NVIC_ADC0_IRQ 53
70#define NVIC_ADC1_IRQ 54
71#define NVIC_DAC0_IRQ 55
72#define NVIC_DAC1_IRQ 56
73#define NVIC_RESERVED15_IRQ 57
74#define NVIC_FLEXCAN0_IRQ 58
75#define NVIC_FLEXCAN1_IRQ 59
76#define NVIC_RESERVED16_IRQ 60
77#define NVIC_UART0_IRQ 61
78#define NVIC_UART1_IRQ 62
79#define NVIC_UART2_IRQ 63
80#define NVIC_UART3_IRQ 64
81#define NVIC_UART4_IRQ 65
82#define NVIC_UART5_IRQ 66
83#define NVIC_SPI0_IRQ 67
84#define NVIC_SPI1_IRQ 68
85#define NVIC_SPI2_IRQ 69
86#define NVIC_SPI3_IRQ 70
87#define NVIC_I2C0_IRQ 71
88#define NVIC_I2C1_IRQ 72
89#define NVIC_I2C2_IRQ 73
90#define NVIC_I2C3_IRQ 74
91#define NVIC_USBC0_IRQ 75
92#define NVIC_USBC1_IRQ 76
93#define NVIC_RESERVED17_IRQ 77
94#define NVIC_ENET0_IRQ 78
95#define NVIC_ENET1_IRQ 79
96#define NVIC_ENET0_1588_IRQ 80
97#define NVIC_ENET1_1588_IRQ 81
98#define NVIC_ENET_SWITCH_IRQ 82
99#define NVIC_NFC_IRQ 83
100#define NVIC_SAI0_IRQ 84
101#define NVIC_SAI1_IRQ 85
102#define NVIC_SAI2_IRQ 86
103#define NVIC_SAI3_IRQ 87
104#define NVIC_ESAI_BIFIFO_IRQ 88
105#define NVIC_SPDIF_IRQ 89
106#define NVIC_ASRC_IRQ 90
107#define NVIC_VREG_IRQ 91
108#define NVIC_WKPU0_IRQ 92
109#define NVIC_RESERVED18_IRQ 93
110#define NVIC_CCM_FXOSC_IRQ 94
111#define NVIC_CCM_IRQ 95
112#define NVIC_SRC_IRQ 96
113#define NVIC_PDB_IRQ 97
114#define NVIC_EWM_IRQ 98
115#define NVIC_RESERVED19_IRQ 99
116#define NVIC_RESERVED20_IRQ 100
117#define NVIC_RESERVED21_IRQ 101
118#define NVIC_RESERVED22_IRQ 102
119#define NVIC_RESERVED23_IRQ 103
120#define NVIC_RESERVED24_IRQ 104
121#define NVIC_RESERVED25_IRQ 105
122#define NVIC_RESERVED26_IRQ 106
123#define NVIC_GPIO0_IRQ 107
124#define NVIC_GPIO1_IRQ 108
125#define NVIC_GPIO2_IRQ 109
126#define NVIC_GPIO3_IRQ 110
127#define NVIC_GPIO4_IRQ 111
128
129#define NVIC_IRQ_COUNT 112
130
131/**@}*/
132
133/** @defgroup CM3_nvic_isrprototypes_VF6XX User interrupt service routines (ISR) prototypes for VF6xx series
134 @ingroup CM3_nvic_isrprototypes
135
136 @{*/
137
139
146void directed2_isr(void);
147void directed3_isr(void);
148void dma0_isr(void);
149void dma0_error_isr(void);
150void dma1_isr(void);
151void dma1_error_isr(void);
152void reserved0_isr(void);
153void reserved1_isr(void);
154void mscm_ecc0_isr(void);
155void mscm_ecc1_isr(void);
156void csu_alarm_isr(void);
157void reserved2_isr(void);
158void mscm_actzs_isr(void);
159void reserved3_isr(void);
160void wdog_a5_isr(void);
161void wdog_m4_isr(void);
162void wdog_snvs_isr(void);
164void qspi0_isr(void);
165void qspi1_isr(void);
166void ddrmc_isr(void);
167void sdhc0_isr(void);
168void sdhc1_isr(void);
169void reserved4_isr(void);
170void dcu0_isr(void);
171void dcu1_isr(void);
172void viu_isr(void);
173void reserved5_isr(void);
174void reserved6_isr(void);
175void rle_isr(void);
176void seg_lcd_isr(void);
177void reserved7_isr(void);
178void reserved8_isr(void);
179void pit_isr(void);
180void lptimer0_isr(void);
181void reserved9_isr(void);
182void flextimer0_isr(void);
183void flextimer1_isr(void);
184void flextimer2_isr(void);
185void flextimer3_isr(void);
186void reserved10_isr(void);
187void reserved11_isr(void);
188void reserved12_isr(void);
189void reserved13_isr(void);
190void usbphy0_isr(void);
191void usbphy1_isr(void);
192void reserved14_isr(void);
193void adc0_isr(void);
194void adc1_isr(void);
195void dac0_isr(void);
196void dac1_isr(void);
197void reserved15_isr(void);
198void flexcan0_isr(void);
199void flexcan1_isr(void);
200void reserved16_isr(void);
201void uart0_isr(void);
202void uart1_isr(void);
203void uart2_isr(void);
204void uart3_isr(void);
205void uart4_isr(void);
206void uart5_isr(void);
207void spi0_isr(void);
208void spi1_isr(void);
209void spi2_isr(void);
210void spi3_isr(void);
211void i2c0_isr(void);
212void i2c1_isr(void);
213void i2c2_isr(void);
214void i2c3_isr(void);
215void usbc0_isr(void);
216void usbc1_isr(void);
217void reserved17_isr(void);
218void enet0_isr(void);
219void enet1_isr(void);
220void enet0_1588_isr(void);
221void enet1_1588_isr(void);
223void nfc_isr(void);
224void sai0_isr(void);
225void sai1_isr(void);
226void sai2_isr(void);
227void sai3_isr(void);
229void spdif_isr(void);
230void asrc_isr(void);
231void vreg_isr(void);
232void wkpu0_isr(void);
233void reserved18_isr(void);
234void ccm_fxosc_isr(void);
235void ccm_isr(void);
236void src_isr(void);
237void pdb_isr(void);
238void ewm_isr(void);
239void reserved19_isr(void);
240void reserved20_isr(void);
241void reserved21_isr(void);
242void reserved22_isr(void);
243void reserved23_isr(void);
244void reserved24_isr(void);
245void reserved25_isr(void);
246void reserved26_isr(void);
247void gpio0_isr(void);
248void gpio1_isr(void);
249void gpio2_isr(void);
250void gpio3_isr(void);
251void gpio4_isr(void);
252
254
255/**@}*/
256
257#endif /* LIBOPENCM3_VF6XX_NVIC_H */
#define END_DECLS
Definition: common.h:34
#define BEGIN_DECLS
Definition: common.h:33
void enet0_1588_isr(void)
void reserved10_isr(void)
void uart3_isr(void)
void sai0_isr(void)
void sai2_isr(void)
void qspi0_isr(void)
void mscm_ecc0_isr(void)
void usbphy1_isr(void)
void cp1_boot_fail_isr(void)
void reserved2_isr(void)
void dac1_isr(void)
void wkpu0_isr(void)
void vreg_isr(void)
void reserved13_isr(void)
void cpu2cpu_int1_isr(void)
void flextimer0_isr(void)
void adc0_isr(void)
void uart5_isr(void)
void rle_isr(void)
void gpio0_isr(void)
void flexcan1_isr(void)
void mscm_actzs_isr(void)
void reserved17_isr(void)
void viu_isr(void)
void reserved11_isr(void)
void reserved6_isr(void)
void reserved20_isr(void)
void pdb_isr(void)
void nfc_isr(void)
void i2c3_isr(void)
void sai3_isr(void)
void reserved16_isr(void)
void cpu2cpu_int0_isr(void)
void lptimer0_isr(void)
void dma1_isr(void)
void flextimer2_isr(void)
void ccm_fxosc_isr(void)
void dac0_isr(void)
void spdif_isr(void)
void reserved14_isr(void)
void usbc1_isr(void)
void adc1_isr(void)
void dma1_error_isr(void)
void reserved22_isr(void)
void gpio2_isr(void)
void dma0_isr(void)
void mscm_ecc1_isr(void)
void uart4_isr(void)
void reserved1_isr(void)
void gpio1_isr(void)
void uart1_isr(void)
void csu_alarm_isr(void)
void sdhc0_isr(void)
void ccm_isr(void)
void i2c1_isr(void)
void reserved5_isr(void)
void pit_isr(void)
void enet1_1588_isr(void)
void reserved7_isr(void)
void reserved19_isr(void)
void i2c2_isr(void)
void wdog_snvs_isr(void)
void directed2_isr(void)
void directed0_sema4_isr(void)
void reserved26_isr(void)
void gpio3_isr(void)
void reserved4_isr(void)
void wdog_a5_isr(void)
void flextimer3_isr(void)
void gpio4_isr(void)
void wdog_m4_isr(void)
void spi3_isr(void)
void reserved9_isr(void)
void directed3_isr(void)
void src_isr(void)
void reserved3_isr(void)
void reserved0_isr(void)
void directed1_mcm_isr(void)
void uart0_isr(void)
void spi2_isr(void)
void enet_switch_isr(void)
void spi0_isr(void)
void seg_lcd_isr(void)
void ewm_isr(void)
void sai1_isr(void)
void reserved15_isr(void)
void reserved12_isr(void)
void usbphy0_isr(void)
void esai_bififo_isr(void)
void enet0_isr(void)
void sdhc1_isr(void)
void reserved23_isr(void)
void dma0_error_isr(void)
void reserved25_isr(void)
void asrc_isr(void)
void flextimer1_isr(void)
void reserved18_isr(void)
void enet1_isr(void)
void cpu2cpu_int2_isr(void)
void qspi1_isr(void)
void cpu2cpu_int3_isr(void)
void flexcan0_isr(void)
void dcu1_isr(void)
void reserved8_isr(void)
void uart2_isr(void)
void spi1_isr(void)
void reserved24_isr(void)
void i2c0_isr(void)
void reserved21_isr(void)
void ddrmc_isr(void)
void usbc0_isr(void)
void dcu0_isr(void)