libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
stm32/l4/memorymap.h
Go to the documentation of this file.
1
/*
2
* This file is part of the libopencm3 project.
3
*
4
* This library is free software: you can redistribute it and/or modify
5
* it under the terms of the GNU Lesser General Public License as published by
6
* the Free Software Foundation, either version 3 of the License, or
7
* (at your option) any later version.
8
*
9
* This library is distributed in the hope that it will be useful,
10
* but WITHOUT ANY WARRANTY; without even the implied warranty of
11
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12
* GNU Lesser General Public License for more details.
13
*
14
* You should have received a copy of the GNU Lesser General Public License
15
* along with this library. If not, see <http://www.gnu.org/licenses/>.
16
*/
17
18
#ifndef LIBOPENCM3_MEMORYMAP_H
19
#define LIBOPENCM3_MEMORYMAP_H
20
21
#include <
libopencm3/cm3/memorymap.h
>
22
23
/* --- STM32 specific peripheral definitions ------------------------------- */
24
25
/* Memory map for all busses */
26
#define FLASH_BASE (0x08000000U)
27
#define PERIPH_BASE (0x40000000U)
28
#define FMC1_BANK_BASE (0x60000000U)
29
#define FMC3_BANK_BASE (0x80000000U)
30
#define QUADSPI_BANK_BASE (0x90000000U)
31
#define FMC_QUADSPI_BASE (0xA0000000U)
32
#define INFO_BASE (0x1fff0000U)
33
#define PERIPH_BASE_APB1 (PERIPH_BASE + 0x00000)
34
#define PERIPH_BASE_APB2 (PERIPH_BASE + 0x10000)
35
#define PERIPH_BASE_AHB1 (PERIPH_BASE + 0x20000)
36
#define PERIPH_BASE_AHB2 (0x48000000U)
37
38
/* Register boundary addresses */
39
40
/* APB1 */
41
#define TIM2_BASE (PERIPH_BASE_APB1 + 0x0000)
42
#define TIM3_BASE (PERIPH_BASE_APB1 + 0x0400)
43
#define TIM4_BASE (PERIPH_BASE_APB1 + 0x0800)
44
#define TIM5_BASE (PERIPH_BASE_APB1 + 0x0c00)
45
#define TIM6_BASE (PERIPH_BASE_APB1 + 0x1000)
46
#define TIM7_BASE (PERIPH_BASE_APB1 + 0x1400)
47
#define LCD_BASE (PERIPH_BASE_APB1 + 0x2400)
48
#define RTC_BASE (PERIPH_BASE_APB1 + 0x2800)
49
#define WWDG_BASE (PERIPH_BASE_APB1 + 0x2c00)
50
#define IWDG_BASE (PERIPH_BASE_APB1 + 0x3000)
51
#define SPI2_BASE (PERIPH_BASE_APB1 + 0x3800)
52
#define SPI3_BASE (PERIPH_BASE_APB1 + 0x3c00)
53
#define USART2_BASE (PERIPH_BASE_APB1 + 0x4400)
54
#define USART3_BASE (PERIPH_BASE_APB1 + 0x4800)
55
#define UART4_BASE (PERIPH_BASE_APB1 + 0x4c00)
56
#define UART5_BASE (PERIPH_BASE_APB1 + 0x5000)
57
#define I2C1_BASE (PERIPH_BASE_APB1 + 0x5400)
58
#define I2C2_BASE (PERIPH_BASE_APB1 + 0x5800)
59
#define I2C3_BASE (PERIPH_BASE_APB1 + 0x5c00)
60
#define CRS_BASE (PERIPH_BASE_APB1 + 0x6000)
61
#define BX_CAN1_BASE (PERIPH_BASE_APB1 + 0x6400)
62
#define BX_CAN2_BASE (PERIPH_BASE_APB1 + 0x6800)
63
#define USB_DEV_FS_BASE (PERIPH_BASE_APB1 + 0x6800)
64
#define USB_PMA_BASE (PERIPH_BASE_APB1 + 0x6c00)
65
#define POWER_CONTROL_BASE (PERIPH_BASE_APB1 + 0x7000)
66
#define DAC_BASE (PERIPH_BASE_APB1 + 0x7400)
67
#define OPAMP_BASE (PERIPH_BASE_APB1 + 0x7800)
68
#define LPTIM1_BASE (PERIPH_BASE_APB1 + 0x7c00)
69
#define LPUART1_BASE (PERIPH_BASE_APB1 + 0x8000)
70
#define SWPMI1_BASE (PERIPH_BASE_APB1 + 0x8800)
71
#define LPTIM2_BASE (PERIPH_BASE_APB1 + 0x9400)
72
73
74
/* APB2 */
75
#define SYSCFG_BASE (PERIPH_BASE_APB2 + 0x0000)
76
#define VREFBUF_BASE (PERIPH_BASE_APB2 + 0x0030)
77
#define COMP_BASE (PERIPH_BASE_APB2 + 0x0200)
78
#define EXTI_BASE (PERIPH_BASE_APB2 + 0x0400)
79
#define FIREWALL_BASE (PERIPH_BASE_APB2 + 0x1C00)
80
#define SDMMC1_BASE (PERIPH_BASE_APB2 + 0x2800)
81
#define TIM1_BASE (PERIPH_BASE_APB2 + 0x2C00)
82
#define SPI1_BASE (PERIPH_BASE_APB2 + 0x3000)
83
#define TIM8_BASE (PERIPH_BASE_APB2 + 0x3400)
84
#define USART1_BASE (PERIPH_BASE_APB2 + 0x3800)
85
#define TIM15_BASE (PERIPH_BASE_APB2 + 0x4000)
86
#define TIM16_BASE (PERIPH_BASE_APB2 + 0x4400)
87
#define TIM17_BASE (PERIPH_BASE_APB2 + 0x4800)
88
#define SAI1_BASE (PERIPH_BASE_APB2 + 0x5400)
89
#define SAI2_BASE (PERIPH_BASE_APB2 + 0x5800)
90
#define DFSDM_BASE (PERIPH_BASE_APB2 + 0x6000)
91
92
/* AHB1 */
93
#define DMA1_BASE (PERIPH_BASE_AHB1 + 0x0000)
94
#define DMA2_BASE (PERIPH_BASE_AHB1 + 0x0400)
95
#define RCC_BASE (PERIPH_BASE_AHB1 + 0x1000)
96
#define FLASH_MEM_INTERFACE_BASE (PERIPH_BASE_AHB1 + 0x2000)
97
#define CRC_BASE (PERIPH_BASE_AHB1 + 0x3000)
98
#define TSC_BASE (PERIPH_BASE_AHB1 + 0x4000)
99
100
/* AHB2 */
101
#define GPIO_PORT_A_BASE (PERIPH_BASE_AHB2 + 0x0000)
102
#define GPIO_PORT_B_BASE (PERIPH_BASE_AHB2 + 0x0400)
103
#define GPIO_PORT_C_BASE (PERIPH_BASE_AHB2 + 0x0800)
104
#define GPIO_PORT_D_BASE (PERIPH_BASE_AHB2 + 0x0c00)
105
#define GPIO_PORT_E_BASE (PERIPH_BASE_AHB2 + 0x1000)
106
#define GPIO_PORT_F_BASE (PERIPH_BASE_AHB2 + 0x1400)
107
#define GPIO_PORT_G_BASE (PERIPH_BASE_AHB2 + 0x1800)
108
#define GPIO_PORT_H_BASE (PERIPH_BASE_AHB2 + 0x1c00)
109
/* Still AHB2, good job ST */
110
#define USB_OTG_FS_BASE (0x50000000U + 0x00000)
111
#define ADC1_BASE (0x50000000U + 0x40000)
112
#define AES_BASE (0x50000000U + 0x60000)
113
#define RNG_BASE (0x50000000U + 0x60800)
114
115
#define FMC_BASE (0xa0000000U)
116
#define QUADSPI_BASE (0xa0001000U)
117
118
/* Private peripherals */
119
#define DBGMCU_BASE (PPBI_BASE + 0x00042000)
120
121
/* Device Electronic Signature */
122
#define DESIG_FLASH_SIZE_BASE (INFO_BASE + 0x75e0)
123
#define DESIG_UNIQUE_ID_BASE (INFO_BASE + 0x7590)
124
#define DESIG_UNIQUE_ID0 MMIO32(DESIG_UNIQUE_ID_BASE)
125
#define DESIG_UNIQUE_ID1 MMIO32(DESIG_UNIQUE_ID_BASE + 4)
126
#define DESIG_UNIQUE_ID2 MMIO32(DESIG_UNIQUE_ID_BASE + 0x14)
127
#define DESIG_PACKAGE MMIO16((INFO_BASE + 0x7500))
128
129
/* ST provided factory calibration values @ 3.0V */
130
#define ST_VREFINT_CAL MMIO16((INFO_BASE + 0x75aa))
131
#define ST_TSENSE_CAL1_30C MMIO16((INFO_BASE + 0x75a8))
132
#define ST_TSENSE_CAL2_110C MMIO16((INFO_BASE + 0x75ca))
133
134
#endif
memorymap.h
include
libopencm3
stm32
l4
memorymap.h
Generated on Tue Mar 7 2023 16:12:11 for libopencm3 by
1.9.4
1.9.4 1.9.4