libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
efm32/ezr32wg/memorymap.h
Go to the documentation of this file.
1
/*
2
* This file is part of the libopencm3 project.
3
*
4
* Copyright (C) 2015 Kuldeep Singh Dhaka <kuldeepdhaka9@gmail.com>
5
*
6
* This library is free software: you can redistribute it and/or modify
7
* it under the terms of the GNU Lesser General Public License as published by
8
* the Free Software Foundation, either version 3 of the License, or
9
* (at your option) any later version.
10
*
11
* This library is distributed in the hope that it will be useful,
12
* but WITHOUT ANY WARRANTY; without even the implied warranty of
13
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14
* GNU Lesser General Public License for more details.
15
*
16
* You should have received a copy of the GNU Lesser General Public License
17
* along with this library. If not, see <http://www.gnu.org/licenses/>.
18
*/
19
20
#ifndef LIBOPENCM3_EZR32WG_MEMORYMAP_H
21
#define LIBOPENCM3_EZR32WG_MEMORYMAP_H
22
23
#include <
libopencm3/cm3/memorymap.h
>
24
25
#define PERIPH_BASE (0x40000000U)
26
27
/* Device information */
28
#define DI_BASE (0x0FE08000U)
29
30
/* all names are "DI_" + <reg> */
31
#define DI_CMU_LFRCOCTRL MMIO32(DI_BASE + 0x020)
32
#define DI_CMU_HFRCOCTRL MMIO32(DI_BASE + 0x028)
33
#define DI_CMU_AUXHFRCOCTRL MMIO32(DI_BASE + 0x030)
34
#define DI_ADC0_CAL MMIO32(DI_BASE + 0x040)
35
#define DI_ADC0_BIASPROG MMIO32(DI_BASE + 0x048)
36
#define DI_DAC0_CAL MMIO32(DI_BASE + 0x050)
37
#define DI_DAC0_BIASPROG MMIO32(DI_BASE + 0x058)
38
#define DI_ACMP0_CTRL MMIO32(DI_BASE + 0x060)
39
#define DI_ACMP1_CTRL MMIO32(DI_BASE + 0x068)
40
#define DI_CMU_LCDCTRL MMIO32(DI_BASE + 0x078)
41
#define DI_DAC0_OPACTRL MMIO32(DI_BASE + 0x0A0)
42
#define DI_DAC0_OPAOFFSET MMIO32(DI_BASE + 0x0A8)
43
#define DI_EMU_BUINACT MMIO32(DI_BASE + 0x0B0)
44
#define DI_EMU_BUACT MMIO32(DI_BASE + 0x0B8)
45
#define DI_EMU_BUBODBUVINCAL MMIO32(DI_BASE + 0x0C0)
46
#define DI_EMU_BUBODUNREGCAL MMIO32(DI_BASE + 0x0C8)
47
#define DI_MCM_REV_MIN MMIO8(DI_BASE + 0x1AA)
48
#define DI_MCM_REV_MAJ MMIO8(DI_BASE + 0x1AB)
49
#define DI_RADIO_REV_MIN MMIO8(DI_BASE + 0x1AC)
50
#define DI_RADIO_REV_MAJ MMIO8(DI_BASE + 0x1AD)
51
#define DI_RADIO_OPN MMIO8(DI_BASE + 0x1AE)
52
#define DI_DI_CRC MMIO16(DI_BASE + 0x1B0)
53
#define DI_CAL_TEMP_0 MMIO8(DI_BASE + 0x1B2)
54
#define DI_ADC0_CAL_1V25 MMIO16(DI_BASE + 0x1B4)
55
#define DI_ADC0_CAL_2V5 MMIO16(DI_BASE + 0x1B6)
56
#define DI_ADC0_CAL_VDD MMIO16(DI_BASE + 0x1B8)
57
#define DI_ADC0_CAL_5VDIFF MMIO16(DI_BASE + 0x1BA)
58
#define DI_ADC0_CAL_2XVDD MMIO16(DI_BASE + 0x1BC)
59
#define DI_ADC0_TEMP_0_READ_1V25 MMIO16(DI_BASE + 0x1BE)
60
#define DI_DAC0_CAL_1V25 MMIO32(DI_BASE + 0x1C8)
61
#define DI_DAC0_CAL_2V5 MMIO32(DI_BASE + 0x1CC)
62
#define DI_DAC0_CAL_VDD MMIO32(DI_BASE + 0x1D0)
63
#define DI_AUXHFRCO_CALIB_BAND_1 MMIO8(DI_BASE + 0x1D4)
64
#define DI_AUXHFRCO_CALIB_BAND_7 MMIO8(DI_BASE + 0x1D5)
65
#define DI_AUXHFRCO_CALIB_BAND_11 MMIO8(DI_BASE + 0x1D6)
66
#define DI_AUXHFRCO_CALIB_BAND_14 MMIO8(DI_BASE + 0x1D7)
67
#define DI_AUXHFRCO_CALIB_BAND_21 MMIO8(DI_BASE + 0x1D8)
68
#define DI_AUXHFRCO_CALIB_BAND_28 MMIO8(DI_BASE + 0x1D9)
69
#define DI_HFRCO_CALIB_BAND_1 MMIO8(DI_BASE + 0x1DC)
70
#define DI_HFRCO_CALIB_BAND_7 MMIO8(DI_BASE + 0x1DD)
71
#define DI_HFRCO_CALIB_BAND_11 MMIO8(DI_BASE + 0x1DE)
72
#define DI_HFRCO_CALIB_BAND_14 MMIO8(DI_BASE + 0x1DF)
73
#define DI_HFRCO_CALIB_BAND_21 MMIO8(DI_BASE + 0x1E0)
74
#define DI_HFRCO_CALIB_BAND_28 MMIO8(DI_BASE + 0x1E1)
75
#define DI_MEM_INFO_PAGE_SIZE MMIO8(DI_BASE + 0x1E7)
76
#define DI_RADIO_ID MMIO16(DI_BASE + 0x1EE)
77
#define DI_UNIQUE_0 MMIO32(DI_BASE + 0x1F0)
78
#define DI_UNIQUE_1 MMIO32(DI_BASE + 0x1F4)
79
#define DI_MEM_INFO_FLASH MMIO16(DI_BASE + 0x1F8)
80
#define DI_MEM_INFO_RAM MMIO16(DI_BASE + 0x1FA)
81
#define DI_PART_NUMBER MMIO16(DI_BASE + 0x1FC)
82
#define DI_PART_FAMILY MMIO8(DI_BASE + 0x1FE)
83
#define DI_PROD_REV MMIO8(DI_BASE + 0x1FF)
84
85
#define AES_BASE (PERIPH_BASE + 0xE0000)
86
#define RMU_BASE (PERIPH_BASE + 0xCA000)
87
#define CMU_BASE (PERIPH_BASE + 0xC8000)
88
#define EMU_BASE (PERIPH_BASE + 0xC6000)
89
#define USB_BASE (PERIPH_BASE + 0xC4000)
90
#define DMA_BASE (PERIPH_BASE + 0xC2000)
91
#define MSC_BASE (PERIPH_BASE + 0xC0000)
92
#define LESENSE_BASE (PERIPH_BASE + 0x8C000)
93
#define WDOG_BASE (PERIPH_BASE + 0x88000)
94
#define PCNT2_BASE (PERIPH_BASE + 0x86800)
95
#define PCNT1_BASE (PERIPH_BASE + 0x86400)
96
#define PCNT0_BASE (PERIPH_BASE + 0x86000)
97
#define LEUART1_BASE (PERIPH_BASE + 0x84400)
98
#define LEUART0_BASE (PERIPH_BASE + 0x84000)
99
#define LETIMER0_BASE (PERIPH_BASE + 0x82000)
100
#define BURTC_BASE (PERIPH_BASE + 0x81000)
101
#define RTC_BASE (PERIPH_BASE + 0x80000)
102
#define PRS_BASE (PERIPH_BASE + 0xCC000)
103
#define TIMER3_BASE (PERIPH_BASE + 0x10C00)
104
#define TIMER2_BASE (PERIPH_BASE + 0x10800)
105
#define TIMER1_BASE (PERIPH_BASE + 0x10400)
106
#define TIMER0_BASE (PERIPH_BASE + 0x10000)
107
#define UART1_BASE (PERIPH_BASE + 0x0E400)
108
#define UART0_BASE (PERIPH_BASE + 0x0E000)
109
#define USART2_BASE (PERIPH_BASE + 0x0C800)
110
#define USART1_BASE (PERIPH_BASE + 0x0C400)
111
#define USARTRF0_BASE (PERIPH_BASE + 0x0C000)
112
#define I2C1_BASE (PERIPH_BASE + 0x0A400)
113
#define I2C0_BASE (PERIPH_BASE + 0x0A000)
114
#define GPIO_BASE (PERIPH_BASE + 0x06000)
115
#define DAC0_BASE (PERIPH_BASE + 0x04000)
116
#define ADC0_BASE (PERIPH_BASE + 0x02000)
117
#define ACMP1_BASE (PERIPH_BASE + 0x01400)
118
#define ACMP0_BASE (PERIPH_BASE + 0x01000)
119
#define VCMP_BASE (PERIPH_BASE + 0x00000)
120
121
#endif
memorymap.h
include
libopencm3
efm32
ezr32wg
memorymap.h
Generated on Tue Mar 7 2023 16:12:43 for libopencm3 by
1.9.4
1.9.4 1.9.4