cm3/memorymap.h File Reference
This graph shows which files directly or indirectly include this file:
Go to the source code of this file.
Macros | |
| #define | PPBI_BASE (0xE0000000U) |
| #define | ITM_BASE (PPBI_BASE + 0x0000) |
| #define | DWT_BASE (PPBI_BASE + 0x1000) |
| #define | FPB_BASE (PPBI_BASE + 0x2000) |
| #define | SCS_BASE (PPBI_BASE + 0xE000) |
| #define | TPIU_BASE (PPBI_BASE + 0x40000) |
| #define | ITR_BASE (SCS_BASE + 0x0000) |
| #define | SYS_TICK_BASE (SCS_BASE + 0x0010) |
| #define | NVIC_BASE (SCS_BASE + 0x0100) |
| #define | SCB_BASE (SCS_BASE + 0x0D00) |
| #define | MPU_BASE (SCS_BASE + 0x0D90) |
| #define | STIR_BASE (SCS_BASE + 0x0F00) |
| #define | ID_BASE (SCS_BASE + 0x0FD0) |
| #define | CORESIGHT_LSR_OFFSET 0xfb4 |
| #define | CORESIGHT_LAR_OFFSET 0xfb0 |
| #define | CORESIGHT_LSR_SLK (1<<1) |
| CoreSight Lock Status Register lock status bit. More... | |
| #define | CORESIGHT_LSR_SLI (1<<0) |
| CoreSight Lock Status Register lock availability bit. More... | |
| #define | CORESIGHT_LAR_KEY 0xC5ACCE55 |
| CoreSight Lock Access key, common for all. More... | |
Macro Definition Documentation
◆ DWT_BASE
| #define DWT_BASE (PPBI_BASE + 0x1000) |
Definition at line 34 of file cm3/memorymap.h.
◆ FPB_BASE
| #define FPB_BASE (PPBI_BASE + 0x2000) |
Definition at line 37 of file cm3/memorymap.h.
◆ ID_BASE
| #define ID_BASE (SCS_BASE + 0x0FD0) |
Definition at line 82 of file cm3/memorymap.h.
◆ ITM_BASE
| #define ITM_BASE (PPBI_BASE + 0x0000) |
Definition at line 31 of file cm3/memorymap.h.
◆ ITR_BASE
| #define ITR_BASE (SCS_BASE + 0x0000) |
Definition at line 56 of file cm3/memorymap.h.
◆ MPU_BASE
| #define MPU_BASE (SCS_BASE + 0x0D90) |
Definition at line 69 of file cm3/memorymap.h.
◆ NVIC_BASE
| #define NVIC_BASE (SCS_BASE + 0x0100) |
Definition at line 63 of file cm3/memorymap.h.
◆ PPBI_BASE
| #define PPBI_BASE (0xE0000000U) |
Definition at line 26 of file cm3/memorymap.h.
◆ SCB_BASE
| #define SCB_BASE (SCS_BASE + 0x0D00) |
Definition at line 66 of file cm3/memorymap.h.
◆ SCS_BASE
| #define SCS_BASE (PPBI_BASE + 0xE000) |
Definition at line 42 of file cm3/memorymap.h.
◆ STIR_BASE
| #define STIR_BASE (SCS_BASE + 0x0F00) |
Definition at line 80 of file cm3/memorymap.h.
◆ SYS_TICK_BASE
| #define SYS_TICK_BASE (SCS_BASE + 0x0010) |
Definition at line 60 of file cm3/memorymap.h.
◆ TPIU_BASE
| #define TPIU_BASE (PPBI_BASE + 0x40000) |
Definition at line 48 of file cm3/memorymap.h.
