|
#define | DAC_DHR12R1_DACC1DHR_SHIFT 0 |
|
#define | DAC_DHR12R1_DACC1DHR_MASK 0xFFF |
|
#define | DAC_DHR12L1_DACC1DHR_SHIFT 4 |
|
#define | DAC_DHR12L1_DACC1DHR_MASK 0xFFF |
|
#define | DAC_DHR8R1_DACC1DHR_SHIFT 0 |
|
#define | DAC_DHR8R1_DACC1DHR_MASK 0xFF |
|
#define | DAC_DHR12R2_DACC2DHR_SHIFT 0 |
|
#define | DAC_DHR12R2_DACC2DHR_MASK 0xFFF |
|
#define | DAC_DHR12L2_DACC2DHR_SHIFT 4 |
|
#define | DAC_DHR12L2_DACC2DHR_MASK 0xFFF |
|
#define | DAC_DHR8R2_DACC2DHR_SHIFT 0 |
|
#define | DAC_DHR8R2_DACC2DHR_MASK 0xFF |
|
#define | DAC_DHR12RD_DACC2DHR_SHIFT 16 |
|
#define | DAC_DHR12RD_DACC2DHR_MASK 0xFFF |
|
#define | DAC_DHR12RD_DACC1DHR_SHIFT 0 |
|
#define | DAC_DHR12RD_DACC1DHR_MSK 0xFFF |
|
#define | DAC_DHR12LD_DACC2DHR_SHIFT 16 |
|
#define | DAC_DHR12LD_DACC2DHR_MSK 0xFFF |
|
#define | DAC_DHR12LD_DACC1DHR_SHIFT 0 |
|
#define | DAC_DHR12LD_DACC1DHR_MSK 0xFFF |
|
#define | DAC_DHR8RD_DACC2DHR_SHIFT 8 |
|
#define | DAC_DHR8RD_DACC2DHR_MSK 0xFF |
|
#define | DAC_DHR8RD_DACC1DHR_SHIFT 0 |
|
#define | DAC_DHR8RD_DACC1DHR_MSK 0xFF |
|