|
#define | RCC_APB1LPENR_UART8EN (1 << 31) |
|
#define | RCC_APB1LPENR_UART7EN (1 << 30) |
|
#define | RCC_APB1LPENR_DACLPEN (1 << 29) |
|
#define | RCC_APB1LPENR_PWRLPEN (1 << 28) |
|
#define | RCC_APB1LPENR_CAN2LPEN (1 << 26) |
|
#define | RCC_APB1LPENR_CAN1LPEN (1 << 25) |
|
#define | RCC_APB1LPENR_I2C3LPEN (1 << 23) |
|
#define | RCC_APB1LPENR_I2C2LPEN (1 << 22) |
|
#define | RCC_APB1LPENR_I2C1LPEN (1 << 21) |
|
#define | RCC_APB1LPENR_UART5LPEN (1 << 20) |
|
#define | RCC_APB1LPENR_UART4LPEN (1 << 19) |
|
#define | RCC_APB1LPENR_USART3LPEN (1 << 18) |
|
#define | RCC_APB1LPENR_USART2LPEN (1 << 17) |
|
#define | RCC_APB1LPENR_SPI3LPEN (1 << 15) |
|
#define | RCC_APB1LPENR_SPI2LPEN (1 << 14) |
|
#define | RCC_APB1LPENR_WWDGLPEN (1 << 11) |
|
#define | RCC_APB1LPENR_TIM14LPEN (1 << 8) |
|
#define | RCC_APB1LPENR_TIM13LPEN (1 << 7) |
|
#define | RCC_APB1LPENR_TIM12LPEN (1 << 6) |
|
#define | RCC_APB1LPENR_TIM7LPEN (1 << 5) |
|
#define | RCC_APB1LPENR_TIM6LPEN (1 << 4) |
|
#define | RCC_APB1LPENR_TIM5LPEN (1 << 3) |
|
#define | RCC_APB1LPENR_TIM4LPEN (1 << 2) |
|
#define | RCC_APB1LPENR_TIM3LPEN (1 << 1) |
|
#define | RCC_APB1LPENR_TIM2LPEN (1 << 0) |
|
#define | RCC_APB2LPENR_DSILPEN (1 << 27) |
|
#define | RCC_APB2LPENR_LTDCLPEN (1 << 26) |
|
#define | RCC_APB2LPENR_SAI1LPEN (1 << 22) |
|
#define | RCC_APB2LPENR_SPI6LPEN (1 << 21) |
|
#define | RCC_APB2LPENR_SPI5LPEN (1 << 20) |
|
#define | RCC_APB2LPENR_TIM11LPEN (1 << 18) |
|
#define | RCC_APB2LPENR_TIM10LPEN (1 << 17) |
|
#define | RCC_APB2LPENR_TIM9LPEN (1 << 16) |
|
#define | RCC_APB2LPENR_SYSCFGLPEN (1 << 14) |
|
#define | RCC_APB2LPENR_SPI1LPEN (1 << 12) |
|
#define | RCC_APB2LPENR_SDIOLPEN (1 << 11) |
|
#define | RCC_APB2LPENR_ADC3LPEN (1 << 10) |
|
#define | RCC_APB2LPENR_ADC2LPEN (1 << 9) |
|
#define | RCC_APB2LPENR_ADC1LPEN (1 << 8) |
|
#define | RCC_APB2LPENR_USART6LPEN (1 << 5) |
|
#define | RCC_APB2LPENR_USART1LPEN (1 << 4) |
|
#define | RCC_APB2LPENR_TIM8LPEN (1 << 1) |
|
#define | RCC_APB2LPENR_TIM1LPEN (1 << 0) |
|