|
#define | ADC_CCR_DELAY_5ADCCLK (0x0 << 8) |
|
#define | ADC_CCR_DELAY_6ADCCLK (0x1 << 8) |
|
#define | ADC_CCR_DELAY_7ADCCLK (0x2 << 8) |
|
#define | ADC_CCR_DELAY_8ADCCLK (0x3 << 8) |
|
#define | ADC_CCR_DELAY_9ADCCLK (0x4 << 8) |
|
#define | ADC_CCR_DELAY_10ADCCLK (0x5 << 8) |
|
#define | ADC_CCR_DELAY_11ADCCLK (0x6 << 8) |
|
#define | ADC_CCR_DELAY_12ADCCLK (0x7 << 8) |
|
#define | ADC_CCR_DELAY_13ADCCLK (0x8 << 8) |
|
#define | ADC_CCR_DELAY_14ADCCLK (0x9 << 8) |
|
#define | ADC_CCR_DELAY_15ADCCLK (0xa << 8) |
|
#define | ADC_CCR_DELAY_16ADCCLK (0xb << 8) |
|
#define | ADC_CCR_DELAY_17ADCCLK (0xc << 8) |
|
#define | ADC_CCR_DELAY_18ADCCLK (0xd << 8) |
|
#define | ADC_CCR_DELAY_19ADCCLK (0xe << 8) |
|
#define | ADC_CCR_DELAY_20ADCCLK (0xf << 8) |
|