|
libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
|
#include <libopencm3/cm3/common.h>

Go to the source code of this file.
Macros | |
| #define | PERIPH_BASE_APB (0x40000000U) |
| #define | PERIPH_BASE_AHB (0x50000000U) |
| #define | I2C_BASE (PERIPH_BASE_APB + 0x00000) |
| #define | WDT_BASE (PERIPH_BASE_APB + 0x04000) |
| #define | UART_BASE (PERIPH_BASE_APB + 0x08000) |
| #define | TIMER0_16BIT_BASE (PERIPH_BASE_APB + 0x0c000) |
| #define | TIMER1_16BIT_BASE (PERIPH_BASE_APB + 0x10000) |
| #define | TIMER0_32BIT_BASE (PERIPH_BASE_APB + 0x14000) |
| #define | TIMER1_32BIT_BASE (PERIPH_BASE_APB + 0x18000) |
| #define | ADC_BASE (PERIPH_BASE_APB + 0x1c000) |
| #define | USB_BASE (PERIPH_BASE_APB + 0x20000) |
| #define | PMU_BASE (PERIPH_BASE_APB + 0x38000) |
| #define | FLASH_BASE (PERIPH_BASE_APB + 0x3c000) |
| #define | SSP_BASE (PERIPH_BASE_APB + 0x40000) |
| #define | IOCONFIG_BASE (PERIPH_BASE_APB + 0x44000) |
| #define | SYSCTRL_BASE (PERIPH_BASE_APB + 0x48000) |
| #define | GPIO_PIO0_BASE (PERIPH_BASE_AHB + 0x00000) |
| #define | GPIO_PIO1_BASE (PERIPH_BASE_AHB + 0x10000) |
| #define | GPIO_PIO2_BASE (PERIPH_BASE_AHB + 0x20000) |
| #define | GPIO_PIO3_BASE (PERIPH_BASE_AHB + 0x30000) |
| #define ADC_BASE (PERIPH_BASE_APB + 0x1c000) |
Definition at line 41 of file lpc13xx/memorymap.h.
| #define FLASH_BASE (PERIPH_BASE_APB + 0x3c000) |
Definition at line 45 of file lpc13xx/memorymap.h.
| #define GPIO_PIO0_BASE (PERIPH_BASE_AHB + 0x00000) |
Definition at line 52 of file lpc13xx/memorymap.h.
| #define GPIO_PIO1_BASE (PERIPH_BASE_AHB + 0x10000) |
Definition at line 53 of file lpc13xx/memorymap.h.
| #define GPIO_PIO2_BASE (PERIPH_BASE_AHB + 0x20000) |
Definition at line 54 of file lpc13xx/memorymap.h.
| #define GPIO_PIO3_BASE (PERIPH_BASE_AHB + 0x30000) |
Definition at line 55 of file lpc13xx/memorymap.h.
| #define I2C_BASE (PERIPH_BASE_APB + 0x00000) |
Definition at line 34 of file lpc13xx/memorymap.h.
| #define IOCONFIG_BASE (PERIPH_BASE_APB + 0x44000) |
Definition at line 47 of file lpc13xx/memorymap.h.
| #define PERIPH_BASE_AHB (0x50000000U) |
Definition at line 29 of file lpc13xx/memorymap.h.
| #define PERIPH_BASE_APB (0x40000000U) |
Definition at line 28 of file lpc13xx/memorymap.h.
| #define PMU_BASE (PERIPH_BASE_APB + 0x38000) |
Definition at line 44 of file lpc13xx/memorymap.h.
| #define SSP_BASE (PERIPH_BASE_APB + 0x40000) |
Definition at line 46 of file lpc13xx/memorymap.h.
| #define SYSCTRL_BASE (PERIPH_BASE_APB + 0x48000) |
Definition at line 48 of file lpc13xx/memorymap.h.
| #define TIMER0_16BIT_BASE (PERIPH_BASE_APB + 0x0c000) |
Definition at line 37 of file lpc13xx/memorymap.h.
| #define TIMER0_32BIT_BASE (PERIPH_BASE_APB + 0x14000) |
Definition at line 39 of file lpc13xx/memorymap.h.
| #define TIMER1_16BIT_BASE (PERIPH_BASE_APB + 0x10000) |
Definition at line 38 of file lpc13xx/memorymap.h.
| #define TIMER1_32BIT_BASE (PERIPH_BASE_APB + 0x18000) |
Definition at line 40 of file lpc13xx/memorymap.h.
| #define UART_BASE (PERIPH_BASE_APB + 0x08000) |
Definition at line 36 of file lpc13xx/memorymap.h.
| #define USB_BASE (PERIPH_BASE_APB + 0x20000) |
Definition at line 42 of file lpc13xx/memorymap.h.
| #define WDT_BASE (PERIPH_BASE_APB + 0x04000) |
Definition at line 35 of file lpc13xx/memorymap.h.