|
libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
|
#include <libopencm3/cm3/common.h>

Go to the source code of this file.
Macros | |
| #define | FICR_BASE (0x10000000U) |
| #define | UICR_BASE (0x10001000U) |
| #define | APB_BASE (0x40000000U) |
| #define | AHB_BASE (0x50000000U) |
| #define | PPB_BASE (0xE0000000U) |
| #define | CLOCK_BASE (APB_BASE) |
| #define | POWER_BASE (APB_BASE) |
| #define | RADIO_BASE (APB_BASE + 0x1000) |
| #define | UART0_BASE (APB_BASE + 0x2000) |
| #define | SPI0_BASE (APB_BASE + 0x3000) |
| #define | TWI0_BASE (APB_BASE + 0x3000) |
| #define | I2C0_BASE (APB_BASE + 0x3000) |
| #define | SPI1_BASE (APB_BASE + 0x4000) |
| #define | SPIS1_BASE (APB_BASE + 0x4000) |
| #define | TWI1_BASE (APB_BASE + 0x4000) |
| #define | I2C1_BASE (APB_BASE + 0x4000) |
| #define | GPIOTE_BASE (APB_BASE + 0x6000) |
| #define | ADC_BASE (APB_BASE + 0x7000) |
| #define | TIMER0_BASE (APB_BASE + 0x8000) |
| #define | TIMER1_BASE (APB_BASE + 0x9000) |
| #define | TIMER2_BASE (APB_BASE + 0xA000) |
| #define | RTC0_BASE (APB_BASE + 0xB000) |
| #define | TEMP_BASE (APB_BASE + 0xC000) |
| #define | RNG_BASE (APB_BASE + 0xD000) |
| #define | ECB_BASE (APB_BASE + 0xE000) |
| #define | AAR_BASE (APB_BASE + 0xF000) |
| #define | CCM_BASE (APB_BASE + 0xF000) |
| #define | WDT_BASE (APB_BASE + 0x10000) |
| #define | RTC1_BASE (APB_BASE + 0x11000) |
| #define | QDEC_BASE (APB_BASE + 0x12000) |
| #define | LPCOMP_BASE (APB_BASE + 0x13000) |
| #define | SWI0_BASE (APB_BASE + 0x14000) |
| #define | SWI1_BASE (APB_BASE + 0x15000) |
| #define | SWI2_BASE (APB_BASE + 0x16000) |
| #define | SWI3_BASE (APB_BASE + 0x17000) |
| #define | SWI4_BASE (APB_BASE + 0x18000) |
| #define | SWI5_BASE (APB_BASE + 0x19000) |
| #define | NVMC_BASE (APB_BASE + 0x1E000) |
| #define | PPI_BASE (APB_BASE + 0x1F000) |
| #define | RTC2_BASE (APB_BASE + 0x24000) |
| #define | GPIO_BASE (AHB_BASE) |
| #define | NVMC_BASE (APB_BASE + 0x1E000) |
| #define AAR_BASE (APB_BASE + 0xF000) |
Definition at line 73 of file nrf/common/memorymap.h.
| #define ADC_BASE (APB_BASE + 0x7000) |
Definition at line 57 of file nrf/common/memorymap.h.
| #define AHB_BASE (0x50000000U) |
Definition at line 32 of file nrf/common/memorymap.h.
| #define APB_BASE (0x40000000U) |
Definition at line 31 of file nrf/common/memorymap.h.
| #define CCM_BASE (APB_BASE + 0xF000) |
Definition at line 76 of file nrf/common/memorymap.h.
| #define CLOCK_BASE (APB_BASE) |
Definition at line 36 of file nrf/common/memorymap.h.
| #define ECB_BASE (APB_BASE + 0xE000) |
Definition at line 70 of file nrf/common/memorymap.h.
| #define FICR_BASE (0x10000000U) |
Definition at line 26 of file nrf/common/memorymap.h.
| #define GPIO_BASE (AHB_BASE) |
Definition at line 94 of file nrf/common/memorymap.h.
| #define GPIOTE_BASE (APB_BASE + 0x6000) |
Definition at line 55 of file nrf/common/memorymap.h.
| #define I2C0_BASE (APB_BASE + 0x3000) |
Definition at line 48 of file nrf/common/memorymap.h.
| #define I2C1_BASE (APB_BASE + 0x4000) |
Definition at line 53 of file nrf/common/memorymap.h.
| #define LPCOMP_BASE (APB_BASE + 0x13000) |
Definition at line 81 of file nrf/common/memorymap.h.
| #define NVMC_BASE (APB_BASE + 0x1E000) |
Definition at line 96 of file nrf/common/memorymap.h.
| #define NVMC_BASE (APB_BASE + 0x1E000) |
Definition at line 96 of file nrf/common/memorymap.h.
| #define POWER_BASE (APB_BASE) |
Definition at line 39 of file nrf/common/memorymap.h.
| #define PPB_BASE (0xE0000000U) |
Definition at line 33 of file nrf/common/memorymap.h.
| #define PPI_BASE (APB_BASE + 0x1F000) |
Definition at line 91 of file nrf/common/memorymap.h.
| #define QDEC_BASE (APB_BASE + 0x12000) |
Definition at line 80 of file nrf/common/memorymap.h.
| #define RADIO_BASE (APB_BASE + 0x1000) |
Definition at line 42 of file nrf/common/memorymap.h.
| #define RNG_BASE (APB_BASE + 0xD000) |
Definition at line 67 of file nrf/common/memorymap.h.
| #define RTC0_BASE (APB_BASE + 0xB000) |
Definition at line 63 of file nrf/common/memorymap.h.
| #define RTC1_BASE (APB_BASE + 0x11000) |
Definition at line 79 of file nrf/common/memorymap.h.
| #define RTC2_BASE (APB_BASE + 0x24000) |
Definition at line 92 of file nrf/common/memorymap.h.
| #define SPI0_BASE (APB_BASE + 0x3000) |
Definition at line 46 of file nrf/common/memorymap.h.
| #define SPI1_BASE (APB_BASE + 0x4000) |
Definition at line 50 of file nrf/common/memorymap.h.
| #define SPIS1_BASE (APB_BASE + 0x4000) |
Definition at line 51 of file nrf/common/memorymap.h.
| #define SWI0_BASE (APB_BASE + 0x14000) |
Definition at line 82 of file nrf/common/memorymap.h.
| #define SWI1_BASE (APB_BASE + 0x15000) |
Definition at line 83 of file nrf/common/memorymap.h.
| #define SWI2_BASE (APB_BASE + 0x16000) |
Definition at line 84 of file nrf/common/memorymap.h.
| #define SWI3_BASE (APB_BASE + 0x17000) |
Definition at line 85 of file nrf/common/memorymap.h.
| #define SWI4_BASE (APB_BASE + 0x18000) |
Definition at line 86 of file nrf/common/memorymap.h.
| #define SWI5_BASE (APB_BASE + 0x19000) |
Definition at line 87 of file nrf/common/memorymap.h.
| #define TEMP_BASE (APB_BASE + 0xC000) |
Definition at line 65 of file nrf/common/memorymap.h.
| #define TIMER0_BASE (APB_BASE + 0x8000) |
Definition at line 59 of file nrf/common/memorymap.h.
| #define TIMER1_BASE (APB_BASE + 0x9000) |
Definition at line 60 of file nrf/common/memorymap.h.
| #define TIMER2_BASE (APB_BASE + 0xA000) |
Definition at line 61 of file nrf/common/memorymap.h.
| #define TWI0_BASE (APB_BASE + 0x3000) |
Definition at line 47 of file nrf/common/memorymap.h.
| #define TWI1_BASE (APB_BASE + 0x4000) |
Definition at line 52 of file nrf/common/memorymap.h.
| #define UART0_BASE (APB_BASE + 0x2000) |
Definition at line 44 of file nrf/common/memorymap.h.
| #define UICR_BASE (0x10001000U) |
Definition at line 29 of file nrf/common/memorymap.h.
| #define WDT_BASE (APB_BASE + 0x10000) |
Definition at line 78 of file nrf/common/memorymap.h.