|
libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
|

Macros | |
| #define | CCSPLLCTL MMIO32(SCC_BASE + 0x04) |
| #define | CCS_PLLCTL_PLLEN BIT0 |
| PLL Enable. More... | |
| #define | CCS_PLLCTL_PLLBP BIT1 |
| PLL Bypass. More... | |
| #define | CCS_PLLCTL_PLLOUTDIV_MASK (0x03) |
| #define | CCS_PLLCTL_PLLOUTDIV_SHIFT (2) |
| #define | CCS_PLLCTL_PLLOUTDIV(div) (((div) & CCS_PLLCTL_PLLOUTDIV_MASK) << CCS_PLLCTL_PLLOUTDIV_SHIFT) |
| PLL Output Divisor. More... | |
| #define | CCS_PLLCTL_PLLOUTDIV1 (0) |
| #define | CCS_PLLCTL_PLLOUTDIV2 (1) |
| #define | CCS_PLLCTL_PLLOUTDIV4 (2) |
| #define | CCS_PLLCTL_PLLOUTDIV8 (3) |
| #define | CCS_PLLCTL_PLLINDIV_MASK (0x0F) |
| #define | CCS_PLLCTL_PLLINDIV_SHIFT (4) |
| #define | CCS_PLLCTL_PLLINDIV(div) (((div) & CCS_PLLCTL_PLLINDIV_MASK) << CCS_PLLCTL_PLLINDIV_SHIFT) |
| PLL Input Divisor. More... | |
| #define | CCS_PLLCTL_PLLFBDIV_MASK (0x3FFF) |
| #define | CCS_PLLCTL_PLLFBDIV_SHIFT (8) |
| #define | CCS_PLLCTL_PLLFBDIV(div) (((div) & CCS_PLLCTL_PLLFBDIV_MASK) << CCS_PLLCTL_PLLFBDIV_SHIFT) |
| PLL Feedback Divisor. More... | |
| #define | CCS_PLLCTL_PLLLOCK BIT24 |
| PLL Lock. More... | |
| #define CCS_PLLCTL_PLLFBDIV | ( | div | ) | (((div) & CCS_PLLCTL_PLLFBDIV_MASK) << CCS_PLLCTL_PLLFBDIV_SHIFT) |
| #define CCS_PLLCTL_PLLINDIV | ( | div | ) | (((div) & CCS_PLLCTL_PLLINDIV_MASK) << CCS_PLLCTL_PLLINDIV_SHIFT) |
| #define CCS_PLLCTL_PLLOUTDIV | ( | div | ) | (((div) & CCS_PLLCTL_PLLOUTDIV_MASK) << CCS_PLLCTL_PLLOUTDIV_SHIFT) |