|
#define | AFIO_MAPR2_MISC_REMAP (1 << 13) |
| various remaps, dma/dac/timer triggers (HD only) More...
|
|
#define | AFIO_MAPR2_TIM12_REMAP (1 << 12) |
| TIM12_CH1 and TIM12_CH2 remapping (HD only) More...
|
|
#define | AFIO_MAPR2_TIM76_DAC_DMA_REMAPE (1 << 11) |
| TIM76_DAC_DMA remap to DMA1/DMA2. More...
|
|
#define | AFIO_MAPR2_FSMC_NADV_DISCONNECT (1 << 10) |
| The NADV is disconnected from its allocated pin. More...
|
|
#define | AFIO_MAPR2_TIM14_REMAP (1 << 9) |
| TIM14 CH1 remapping (Clear: PA7 vs Set: PF9. More...
|
|
#define | AFIO_MAPR2_TIM13_REMAP (1 << 8) |
| TIM13 CH1 remapping (Clear: PA6 vs Set: PF8. More...
|
|
#define | AFIO_MAPR2_TIM11_REMAP (1 << 7) |
| TIM11 CH1 remapping (Clear: PB7 vs Set: PF7. More...
|
|
#define | AFIO_MAPR2_TIM10_REMAP (1 << 6) |
| TIM10 CH1 remapping (Clear: PB8 vs Set: PF6. More...
|
|
#define | AFIO_MAPR2_TIM9_REMAP (1 << 5) |
| TIM9 Ch1/2 remapping (Clear: PA2,PA3 vs Set: PE5,PE6. More...
|
|
#define | AFIO_MAPR2_TIM1_DMA_REMAP (1 << 4) |
| TIM1_DMA channel remapping Clear: CH1->DMA1-ch2, CH2->DM1-ch3 Set: CH1->DMA1-ch6, CH2->DMA1-ch6. More...
|
|
#define | AFIO_MAPR2_CEC_REMAP (1 << 3) |
| CEC remapping (Clear: PB8 vs Set: PB10) More...
|
|
#define | AFIO_MAPR2_TIM17_REMAP (1 << 2) |
| TIM17 remapping (Clear: PB9 vs Set: PB7) More...
|
|
#define | AFIO_MAPR2_TIM16_REMAP (1 << 1) |
| TIM16 remapping (Clear: PB8 vs Set: PA6) More...
|
|
#define | AFIO_MAPR2_TIM15_REMAP (1 << 0) |
| TIM15 remapping (Clear: PA2, PA3 vs Set: PB14, PB15) More...
|
|