|
#define | RADIO_TASK_TXEN MMIO32(RADIO_BASE + 0x000) |
|
#define | RADIO_TASK_RXEN MMIO32(RADIO_BASE + 0x004) |
|
#define | RADIO_TASK_START MMIO32(RADIO_BASE + 0x008) |
|
#define | RADIO_TASK_STOP MMIO32(RADIO_BASE + 0x00C) |
|
#define | RADIO_TASK_DISABLE MMIO32(RADIO_BASE + 0x010) |
|
#define | RADIO_TASK_RSSISTART MMIO32(RADIO_BASE + 0x014) |
|
#define | RADIO_TASK_RSSISTOP MMIO32(RADIO_BASE + 0x018) |
|
#define | RADIO_TASK_BCSTART MMIO32(RADIO_BASE + 0x01C) |
|
#define | RADIO_TASK_BCSTOP MMIO32(RADIO_BASE + 0x020) |
|
#define | RADIO_EVENT_READY MMIO32(RADIO_BASE + 0x100) |
|
#define | RADIO_EVENT_ADDRESS MMIO32(RADIO_BASE + 0x104) |
|
#define | RADIO_EVENT_PAYLOAD MMIO32(RADIO_BASE + 0x108) |
|
#define | RADIO_EVENT_END MMIO32(RADIO_BASE + 0x10C) |
|
#define | RADIO_EVENT_DISABLED MMIO32(RADIO_BASE + 0x110) |
|
#define | RADIO_EVENT_DEVMATCH MMIO32(RADIO_BASE + 0x114) |
|
#define | RADIO_EVENT_DEVMISS MMIO32(RADIO_BASE + 0x118) |
|
#define | RADIO_EVENT_RSSIEND MMIO32(RADIO_BASE + 0x11C) |
|
#define | RADIO_SHORTS _PERIPH_SHORTS(RADIO_BASE) |
|
#define | RADIO_INTENSET _PERIPH_INTENSET(RADIO_BASE) |
|
#define | RADIO_INTENCLR _PERIPH_INTENCLR(RADIO_BASE) |
|
#define | RADIO_CRCSTATUS MMIO32(RADIO_BASE + 0x400) |
|
#define | RADIO_RXMATCH MMIO32(RADIO_BASE + 0x408) |
|
#define | RADIO_RXCRC MMIO32(RADIO_BASE + 0x40C) |
|
#define | RADIO_DAI MMIO32(RADIO_BASE + 0x410) |
|
#define | RADIO_PACKETPTR MMIO32(RADIO_BASE + 0x504) |
|
#define | RADIO_FREQUENCY MMIO32(RADIO_BASE + 0x508) |
|
#define | RADIO_TXPOWER MMIO32(RADIO_BASE + 0x50C) |
|
#define | RADIO_MODE MMIO32(RADIO_BASE + 0x510) |
|
#define | RADIO_PCNF0 MMIO32(RADIO_BASE + 0x514) |
|
#define | RADIO_PCNF1 MMIO32(RADIO_BASE + 0x518) |
|
#define | RADIO_BASE0 MMIO32(RADIO_BASE + 0x51C) |
|
#define | RADIO_BASE1 MMIO32(RADIO_BASE + 0x520) |
|
#define | RADIO_PREFIX0 MMIO32(RADIO_BASE + 0x524) |
|
#define | RADIO_PREFIX1 MMIO32(RADIO_BASE + 0x528) |
|
#define | RADIO_TXADDRESS MMIO32(RADIO_BASE + 0x52C) |
|
#define | RADIO_RXADDRESSES MMIO32(RADIO_BASE + 0x530) |
|
#define | RADIO_CRCCNF MMIO32(RADIO_BASE + 0x534) |
|
#define | RADIO_CRCPOLY MMIO32(RADIO_BASE + 0x538) |
|
#define | RADIO_CRCINIT MMIO32(RADIO_BASE + 0x53C) |
|
#define | RADIO_TEST MMIO32(RADIO_BASE + 0x540) |
|
#define | RADIO_TIFS MMIO32(RADIO_BASE + 0x544) |
|
#define | RADIO_RSSISAMPLE MMIO32(RADIO_BASE + 0x548) |
|
#define | RADIO_STATE MMIO32(RADIO_BASE + 0x550) |
|
#define | RADIO_DATAWHITEIV MMIO32(RADIO_BASE + 0x554) |
|
#define | RADIO_BCC MMIO32(RADIO_BASE + 0x560) |
|
#define | RADIO_DAB(n) MMIO32(RADIO_BASE + 0x600 + 0x4 * (n)) |
|
#define | RADIO_DAP(n) MMIO32(RADIO_BASE + 0x620 + 0x4 * (n)) |
|
#define | RADIO_DACNF MMIO32(RADIO_BASE + 0x640) |
|
#define | RADIO_OVERRIDE(n) MMIO32(RADIO_BASE + 0x724 + 0x4 * (n)) |
|
#define | RADIO_POWER MMIO32(RADIO_BASE + 0xFFC) |
|
#define | RADIO_PCNF0_LFLEN_SHIFT (0) |
|
#define | RADIO_PCNF0_LFLEN_MASK (0xf << RADIO_PCNF0_LFLEN_SHIFT) |
|
#define | RADIO_PCNF0_LFLEN_MASKED(V) |
|
#define | RADIO_PCNF0_S0LEN_SHIFT (8) |
|
#define | RADIO_PCNF0_S0LEN_MASK (1 << RADIO_PCNF0_S0LEN_SHIFT) |
|
#define | RADIO_PCNF0_S0LEN_MASKED(V) |
|
#define | RADIO_PCNF0_S1LEN_SHIFT (16) |
|
#define | RADIO_PCNF0_S1LEN_MASK (0xf << RADIO_PCNF0_S1LEN_SHIFT) |
|
#define | RADIO_PCNF0_S1LEN_MASKED(V) |
|
#define | RADIO_PCNF1_MAXLEN_SHIFT (0) |
|
#define | RADIO_PCNF1_MAXLEN_MASK (0xff << RADIO_PCNF1_MAXLEN_SHIFT) |
|
#define | RADIO_PCNF1_MAXLEN_MASKED(V) |
|
#define | RADIO_PCNF1_STATLEN_SHIFT (8) |
|
#define | RADIO_PCNF1_STATLEN_MASK (0xff << RADIO_PCNF1_STATLEN_SHIFT) |
|
#define | RADIO_PCNF1_STATLEN_MASKED(V) |
|
#define | RADIO_PCNF1_BALEN_SHIFT (16) |
|
#define | RADIO_PCNF1_BALEN_MASK (7 << RADIO_PCNF1_BALEN_SHIFT) |
|
#define | RADIO_PCNF1_BALEN_MASKED(V) |
|
#define | RADIO_PCNF1_ENDIAN_BIG (1 << 24) |
|
#define | RADIO_PCNF1_WHITEEN (1 << 25) |
|
#define | RADIO_PREFIX0_AP0_SHIFT (0) |
|
#define | RADIO_PREFIX0_AP0_MASK (0xff << RADIO_PREFIX0_AP0_SHIFT) |
|
#define | RADIO_PREFIX0_AP0_MASKED(V) |
|
#define | RADIO_PREFIX0_AP1_SHIFT (8) |
|
#define | RADIO_PREFIX0_AP1_MASK (0xff << RADIO_PREFIX0_AP1_SHIFT) |
|
#define | RADIO_PREFIX0_AP1_MASKED(V) |
|
#define | RADIO_PREFIX0_AP2_SHIFT (16) |
|
#define | RADIO_PREFIX0_AP2_MASK (0xff << RADIO_PREFIX0_AP2_SHIFT) |
|
#define | RADIO_PREFIX0_AP2_MASKED(V) |
|
#define | RADIO_PREFIX0_AP3_SHIFT (24) |
|
#define | RADIO_PREFIX0_AP3_MASK (0xff << RADIO_PREFIX0_AP3_SHIFT) |
|
#define | RADIO_PREFIX0_AP3_MASKED(V) |
|
#define | RADIO_PREFIX1_AP4_SHIFT (0) |
|
#define | RADIO_PREFIX1_AP4_MASK (0xff << RADIO_PREFIX1_AP4_SHIFT) |
|
#define | RADIO_PREFIX1_AP4_MASKED(V) |
|
#define | RADIO_PREFIX1_AP5_SHIFT (8) |
|
#define | RADIO_PREFIX1_AP5_MASK (0xff << RADIO_PREFIX1_AP5_SHIFT) |
|
#define | RADIO_PREFIX1_AP5_MASKED(V) |
|
#define | RADIO_PREFIX1_AP6_SHIFT (16) |
|
#define | RADIO_PREFIX1_AP6_MASK (0xff << RADIO_PREFIX1_AP6_SHIFT) |
|
#define | RADIO_PREFIX1_AP6_MASKED(V) |
|
#define | RADIO_PREFIX1_AP7_SHIFT (24) |
|
#define | RADIO_PREFIX1_AP7_MASK (0xff << RADIO_PREFIX1_AP7_SHIFT) |
|
#define | RADIO_PREFIX1_AP7_MASKED(V) |
|
#define | RADIO_PREFIX_AP(n) ((n) < 4 ? RADIO_PREFIX0 : RADIO_PREFIX1) |
|
#define | RADIO_PREFIX_AP_SHIFT(n) (8 * (n & 3)) |
|
#define | RADIO_PREFIX_AP_MASK(n) (0xff << RADIO_PREFIX_AP_SHIFT(n)) |
|
#define | RADIO_PREFIX_AP_MASKED(n, V) |
|
#define | RADIO_PREFIX_AP_SET(n, V) |
|
#define | RADIO_TXADDRESSES_ADDR0 (1 << 0) |
|
#define | RADIO_TXADDRESSES_ADDR1 (1 << 1) |
|
#define | RADIO_TXADDRESSES_ADDR2 (1 << 2) |
|
#define | RADIO_TXADDRESSES_ADDR3 (1 << 3) |
|
#define | RADIO_TXADDRESSES_ADDR4 (1 << 4) |
|
#define | RADIO_TXADDRESSES_ADDR5 (1 << 5) |
|
#define | RADIO_TXADDRESSES_ADDR6 (1 << 6) |
|
#define | RADIO_TXADDRESSES_ADDR7 (1 << 7) |
|
#define | RADIO_TXADDRESSES_ADDR(n) (1 << (n)) |
|
#define | RADIO_CRCCNF_LEN_SHIFT (0) |
|
#define | RADIO_CRCCNF_LEN_MASK (3 << RADIO_CRCCNF_LEN_SHIFT) |
|
#define | RADIO_CRCCNF_LEN_MASKED(V) |
|
#define | RADIO_CRCCNF_SKIPADDR (1 << 8) |
|
#define | RADIO_TEST_CONSTCARRIER (1 << 0) |
|
#define | RADIO_TEST_PLLLOCK (1 << 1) |
|
#define | RADIO_DACNF_ENA(n) (1 << (n)) |
|
#define | RADIO_DACNF_ENA0 RADIO_DACNF_ENA(0) |
|
#define | RADIO_DACNF_ENA1 RADIO_DACNF_ENA(1) |
|
#define | RADIO_DACNF_ENA2 RADIO_DACNF_ENA(2) |
|
#define | RADIO_DACNF_ENA3 RADIO_DACNF_ENA(3) |
|
#define | RADIO_DACNF_ENA4 RADIO_DACNF_ENA(4) |
|
#define | RADIO_DACNF_ENA5 RADIO_DACNF_ENA(5) |
|
#define | RADIO_DACNF_ENA6 RADIO_DACNF_ENA(6) |
|
#define | RADIO_DACNF_ENA7 RADIO_DACNF_ENA(7) |
|
#define | RADIO_DACNF_TXADD(n) (1 << ((n) + 8)) |
|
#define | RADIO_DACNF_TXADD0 RADIO_DACNF_TXADD(0) |
|
#define | RADIO_DACNF_TXADD1 RADIO_DACNF_TXADD(1) |
|
#define | RADIO_DACNF_TXADD2 RADIO_DACNF_TXADD(2) |
|
#define | RADIO_DACNF_TXADD3 RADIO_DACNF_TXADD(3) |
|
#define | RADIO_DACNF_TXADD4 RADIO_DACNF_TXADD(4) |
|
#define | RADIO_DACNF_TXADD5 RADIO_DACNF_TXADD(5) |
|
#define | RADIO_DACNF_TXADD6 RADIO_DACNF_TXADD(6) |
|
#define | RADIO_DACNF_TXADD7 RADIO_DACNF_TXADD(7) |
|
#define | RADIO_OVERRIDE4_ENABLE (1 << 31) |
|
#define | RADIO_OVERRIDE4_OVERRIDE_MASK (0x0fffffff) |
|
#define | RADIO_POWER_ENABLED (1) |
|
#define | RADIO_POWER_DISABLED (0) |
|
#define | RADIO_BLE_TIFS (150) |
|
#define | RADIO_BLE_CRCLEN (3) |
|
#define | RADIO_BLE_CRCPOLY (0x65B) |
|
#define | RADIO_BLE_CRCINIT (0x555555) |
|