Go to the source code of this file.
◆ __GPIO2PIN
#define __GPIO2PIN |
( |
|
x | ) |
(31 - __builtin_clz((uint32_t) (x))) |
This is an approximation of log2.
As used here, works correctly only for single bit set, which should be the case when used to. convert above GPIOxy macros to pin numbers as needed for PSEL registers of peripherals.
Definition at line 146 of file common/periph.h.
◆ _PERIPH_INTEN
◆ _PERIPH_INTENCLR
◆ _PERIPH_INTENSET
◆ _PERIPH_SHORTS
◆ GPIO_UNCONNECTED
#define GPIO_UNCONNECTED 0xFFFFFFFFU |
Mark the signal as not connected to any pin.
Definition at line 139 of file common/periph.h.
◆ PERIPH_AAR_ID
#define PERIPH_AAR_ID (0x0f) |
◆ PERIPH_ADC_ID
#define PERIPH_ADC_ID (0x07) |
◆ PERIPH_BASE_FROM_ID
#define PERIPH_BASE_FROM_ID |
( |
|
periph_id | ) |
(ABP_BASE + 0x1000 * (periph_id)) |
◆ PERIPH_BASE_FROM_REG
#define PERIPH_BASE_FROM_REG |
( |
|
reg | ) |
(((uint32_t) &(reg)) & 0xfffff000) |
◆ PERIPH_CCM_ID
#define PERIPH_CCM_ID (0x0f) |
◆ periph_clear_interrupts
#define periph_clear_interrupts |
( |
|
base | ) |
periph_intenclr(base) = (0xffffffff) |
◆ periph_clear_shorts
#define periph_clear_shorts |
( |
|
base | ) |
periph_shorts(base) = (0) |
◆ PERIPH_CLOCK_ID
#define PERIPH_CLOCK_ID (0x00) |
◆ periph_disable_interrupts
#define periph_disable_interrupts |
( |
|
base, |
|
|
|
mask |
|
) |
| periph_intenclr(base) = (mask) |
◆ PERIPH_DISABLE_IRQ
◆ periph_disable_shorts
#define periph_disable_shorts |
( |
|
base, |
|
|
|
shorts |
|
) |
| periph_shorts(base) &= (~(shorts)) |
◆ PERIPH_ECB_ID
#define PERIPH_ECB_ID (0x0e) |
◆ periph_enable_interrupts
#define periph_enable_interrupts |
( |
|
base, |
|
|
|
mask |
|
) |
| periph_intenset(base) |= (mask) |
◆ PERIPH_ENABLE_IRQ
#define PERIPH_ENABLE_IRQ |
( |
|
base | ) |
nvic_enable_irq(periph_id_from_base(base)) |
◆ periph_enable_shorts
#define periph_enable_shorts |
( |
|
base, |
|
|
|
shorts |
|
) |
| periph_shorts(base) |= (shorts) |
◆ PERIPH_EVENT_OFFSET
#define PERIPH_EVENT_OFFSET (0x100) |
Starting address of all the events in the peripheral.
Definition at line 103 of file common/periph.h.
◆ PERIPH_GPIOTE_ID
#define PERIPH_GPIOTE_ID (0x06) |
◆ PERIPH_I2C0_ID
#define PERIPH_I2C0_ID (0x03) |
◆ PERIPH_I2C1_ID
#define PERIPH_I2C1_ID (0x04) |
◆ PERIPH_ID_FROM_BASE
#define PERIPH_ID_FROM_BASE |
( |
|
base | ) |
(((base) - APB_BASE) >> 12) |
◆ PERIPH_INTEN_OFFSET
#define PERIPH_INTEN_OFFSET (0x300) |
◆ PERIPH_INTENCLR_OFFSET
#define PERIPH_INTENCLR_OFFSET (0x308) |
◆ PERIPH_INTENSET_OFFSET
#define PERIPH_INTENSET_OFFSET (0x304) |
◆ PERIPH_LPCOMP_ID
#define PERIPH_LPCOMP_ID (0x13) |
◆ PERIPH_MPU_ID
#define PERIPH_MPU_ID (0x00) |
◆ PERIPH_NVMC_ID
#define PERIPH_NVMC_ID (0x1e) |
◆ PERIPH_POWER_ID
#define PERIPH_POWER_ID (0x00) |
◆ PERIPH_PPI_ID
#define PERIPH_PPI_ID (0x1f) |
◆ PERIPH_QDEC_ID
#define PERIPH_QDEC_ID (0x12) |
◆ PERIPH_RADIO_ID
#define PERIPH_RADIO_ID (0x01) |
◆ PERIPH_RNG_ID
#define PERIPH_RNG_ID (0x0d) |
◆ PERIPH_RTC0_ID
#define PERIPH_RTC0_ID (0x0b) |
◆ PERIPH_RTC1_ID
#define PERIPH_RTC1_ID (0x11) |
◆ PERIPH_SHORTS_OFFSET
#define PERIPH_SHORTS_OFFSET (0x200) |
◆ PERIPH_SPI0_ID
#define PERIPH_SPI0_ID (0x03) |
◆ PERIPH_SPI1_ID
#define PERIPH_SPI1_ID (0x04) |
◆ PERIPH_SPIS1_ID
#define PERIPH_SPIS1_ID (0x04) |
◆ PERIPH_SWI0_ID
#define PERIPH_SWI0_ID (0x14) |
◆ PERIPH_SWI1_ID
#define PERIPH_SWI1_ID (0x15) |
◆ PERIPH_SWI2_ID
#define PERIPH_SWI2_ID (0x16) |
◆ PERIPH_SWI3_ID
#define PERIPH_SWI3_ID (0x17) |
◆ PERIPH_SWI4_ID
#define PERIPH_SWI4_ID (0x18) |
◆ PERIPH_SWI5_ID
#define PERIPH_SWI5_ID (0x19) |
◆ PERIPH_TASK_OFFSET
#define PERIPH_TASK_OFFSET (0x000) |
Starting address of all the tasks in the peripheral.
Definition at line 91 of file common/periph.h.
◆ PERIPH_TEMP_ID
#define PERIPH_TEMP_ID (0x0c) |
◆ PERIPH_TIMER0_ID
#define PERIPH_TIMER0_ID (0x08) |
◆ PERIPH_TIMER1_ID
#define PERIPH_TIMER1_ID (0x09) |
◆ PERIPH_TIMER2_ID
#define PERIPH_TIMER2_ID (0x0a) |
◆ PERIPH_TRIGGER_TASK
#define PERIPH_TRIGGER_TASK |
( |
|
task | ) |
(task) = (1) |
◆ PERIPH_TWI0_ID
#define PERIPH_TWI0_ID (0x03) |
◆ PERIPH_TWI1_ID
#define PERIPH_TWI1_ID (0x04) |
◆ PERIPH_UART_ID
#define PERIPH_UART_ID (0x02) |
◆ PERIPH_WDT_ID
#define PERIPH_WDT_ID (0x10) |