Defined Constants and Types for the STM32F7xx Reset and Clock Control More...

Collaboration diagram for RCC Defines:

Data Structures
struct	rcc_clock_scale

Modules
	RCC_CFGR APBx prescale factors
	These can be used for both APB1 and APB2 prescaling.

	RCC_CFGR AHB prescale factors

	RCC_CFGR Deprecated dividers
	Older compatible definitions to ease migration.

	RCC_AHBxRSTR reset values (full set)

	RCC_APB1RSTR reset values

	RCC_APB2RSTR reset values

	RCC_AHBxENR enable values (full set)

	RCC_APB1ENR enable values

	RCC_APB2ENR enable values

	UART for clock source selecting

	UART Clock source selections

Macros
#define	RCC_CR MMIO32(RCC_BASE + 0x00)

#define	RCC_PLLCFGR MMIO32(RCC_BASE + 0x04)

#define	RCC_CFGR MMIO32(RCC_BASE + 0x08)

#define	RCC_CIR MMIO32(RCC_BASE + 0x0c)

#define	RCC_AHB1RSTR MMIO32(RCC_BASE + 0x10)

#define	RCC_AHB2RSTR MMIO32(RCC_BASE + 0x14)

#define	RCC_AHB3RSTR MMIO32(RCC_BASE + 0x18)

#define	RCC_APB1RSTR MMIO32(RCC_BASE + 0x20)

#define	RCC_APB2RSTR MMIO32(RCC_BASE + 0x24)

#define	RCC_AHB1ENR MMIO32(RCC_BASE + 0x30)

#define	RCC_AHB2ENR MMIO32(RCC_BASE + 0x34)

#define	RCC_AHB3ENR MMIO32(RCC_BASE + 0x38)

#define	RCC_APB1ENR MMIO32(RCC_BASE + 0x40)

#define	RCC_APB2ENR MMIO32(RCC_BASE + 0x44)

#define	RCC_AHB1LPENR MMIO32(RCC_BASE + 0x50)

#define	RCC_AHB2LPENR MMIO32(RCC_BASE + 0x54)

#define	RCC_AHB3LPENR MMIO32(RCC_BASE + 0x58)

#define	RCC_APB1LPENR MMIO32(RCC_BASE + 0x60)

#define	RCC_APB2LPENR MMIO32(RCC_BASE + 0x64)

#define	RCC_BDCR MMIO32(RCC_BASE + 0x70)

#define	RCC_CSR MMIO32(RCC_BASE + 0x74)

#define	RCC_SSCGR MMIO32(RCC_BASE + 0x80)

#define	RCC_PLLI2SCFGR MMIO32(RCC_BASE + 0x84)

#define	RCC_PLLSAICFGR MMIO32(RCC_BASE + 0x88)

#define	RCC_DCKCFGR1 MMIO32(RCC_BASE + 0x8C)

#define	RCC_DCKCFGR2 MMIO32(RCC_BASE + 0x90)

#define	RCC_CR_PLLSAIRDY (1 << 29)

#define	RCC_CR_PLLSAION (1 << 28)

#define	RCC_CR_PLLI2SRDY (1 << 27)

#define	RCC_CR_PLLI2SON (1 << 26)

#define	RCC_CR_PLLRDY (1 << 25)

#define	RCC_CR_PLLON (1 << 24)

#define	RCC_CR_CSSON (1 << 19)

#define	RCC_CR_HSEBYP (1 << 18)

#define	RCC_CR_HSERDY (1 << 17)

#define	RCC_CR_HSEON (1 << 16)

#define	RCC_CR_HSICAL_MASK 0xff

#define	RCC_CR_HSICAL_SHIFT 8

#define	RCC_CR_HSITRIM_MASK 0x1f

#define	RCC_CR_HSITRIM_SHIFT 3

#define	RCC_CR_HSIRDY (1 << 1)

#define	RCC_CR_HSION (1 << 0)

#define	RCC_PLLCFGR_PLLQ_MASK 0xf

#define	RCC_PLLCFGR_PLLQ_SHIFT 24

#define	RCC_PLLCFGR_PLLSRC (1 << 22)

#define	RCC_PLLCFGR_PLLP_MASK 0x3

#define	RCC_PLLCFGR_PLLP_SHIFT 16

#define	RCC_PLLCFGR_PLLN_MASK 0x1ff

#define	RCC_PLLCFGR_PLLN_SHIFT 6

#define	RCC_PLLCFGR_PLLM_MASK 0x3f

#define	RCC_PLLCFGR_PLLM_SHIFT 0

#define	RCC_CFGR_MCO2_MASK 0x3

#define	RCC_CFGR_MCO2_SHIFT 30

#define	RCC_CFGR_MCO2_SYSCLK 0x0

#define	RCC_CFGR_MCO2_PLLI2S 0x1

#define	RCC_CFGR_MCO2_HSE 0x2

#define	RCC_CFGR_MCO2_PLL 0x3

#define	RCC_CFGR_MCOPRE_MASK 0x7

#define	RCC_CFGR_MCO2PRE_SHIFT 27

#define	RCC_CFGR_MCO1PRE_SHIFT 24

#define	RCC_CFGR_MCOPRE_DIV_NONE 0x0

#define	RCC_CFGR_MCOPRE_DIV_2 0x4

#define	RCC_CFGR_MCOPRE_DIV_3 0x5

#define	RCC_CFGR_MCOPRE_DIV_4 0x6

#define	RCC_CFGR_MCOPRE_DIV_5 0x7

#define	RCC_CFGR_I2SSRC (1 << 23)

#define	RCC_CFGR_MCO1_MASK 0x3

#define	RCC_CFGR_MCO1_SHIFT 21

#define	RCC_CFGR_MCO1_HSI 0x0

#define	RCC_CFGR_MCO1_LSE 0x1

#define	RCC_CFGR_MCO1_HSE 0x2

#define	RCC_CFGR_MCO1_PLL 0x3

#define	RCC_CFGR_MCO_SHIFT RCC_CFGR_MCO1_SHIFT

#define	RCC_CFGR_MCO_MASK RCC_CFGR_MCO1_MASK

#define	RCC_CFGR_RTCPRE_SHIFT 16

#define	RCC_CFGR_RTCPRE_MASK 0x1f

#define	RCC_CFGR_PPRE2_SHIFT 13

#define	RCC_CFGR_PPRE2_MASK 0x7

#define	RCC_CFGR_PPRE1_SHIFT 10

#define	RCC_CFGR_PPRE1_MASK 0x7

#define	RCC_CFGR_HPRE_SHIFT 4

#define	RCC_CFGR_HPRE_MASK 0xf

#define	RCC_CFGR_SWS_SHIFT 2

#define	RCC_CFGR_SWS_MASK 0x3

#define	RCC_CFGR_SWS_HSI 0x0

#define	RCC_CFGR_SWS_HSE 0x1

#define	RCC_CFGR_SWS_PLL 0x2

#define	RCC_CFGR_SW_SHIFT 0

#define	RCC_CFGR_SW_MASK 0x3

#define	RCC_CFGR_SW_HSI 0x0

#define	RCC_CFGR_SW_HSE 0x1

#define	RCC_CFGR_SW_PLL 0x2

#define	RCC_CIR_CSSC (1 << 23)

#define	RCC_CIR_PLLSAIRDYC (1 << 22)

#define	RCC_CIR_PLLI2SRDYC (1 << 21)

#define	RCC_CIR_PLLRDYC (1 << 20)

#define	RCC_CIR_HSERDYC (1 << 19)

#define	RCC_CIR_HSIRDYC (1 << 18)

#define	RCC_CIR_LSERDYC (1 << 17)

#define	RCC_CIR_LSIRDYC (1 << 16)

#define	RCC_CIR_PLLSAIRDYIE (1 << 14)

#define	RCC_CIR_PLLI2SRDYIE (1 << 13)

#define	RCC_CIR_PLLRDYIE (1 << 12)

#define	RCC_CIR_HSERDYIE (1 << 11)

#define	RCC_CIR_HSIRDYIE (1 << 10)

#define	RCC_CIR_LSERDYIE (1 << 9)

#define	RCC_CIR_LSIRDYIE (1 << 8)

#define	RCC_CIR_CSSF (1 << 7)

#define	RCC_CIR_PLLSAIRDYF (1 << 6)

#define	RCC_CIR_PLLI2SRDYF (1 << 5)

#define	RCC_CIR_PLLRDYF (1 << 4)

#define	RCC_CIR_HSERDYF (1 << 3)

#define	RCC_CIR_HSIRDYF (1 << 2)

#define	RCC_CIR_LSERDYF (1 << 1)

#define	RCC_CIR_LSIRDYF (1 << 0)

#define	RCC_AHB1LPENR_OTGHSULPILPEN (1 << 30)

#define	RCC_AHB1LPENR_OTGHSLPEN (1 << 29)

#define	RCC_AHB1LPENR_ETHMACPTPLPEN (1 << 28)

#define	RCC_AHB1LPENR_ETHMACRXLPEN (1 << 27)

#define	RCC_AHB1LPENR_ETHMACTXLPEN (1 << 26)

#define	RCC_AHB1LPENR_ETHMACLPEN (1 << 25)

#define	RCC_AHB1LPENR_DMA2DLPEN (1 << 23)

#define	RCC_AHB1LPENR_DMA2LPEN (1 << 22)

#define	RCC_AHB1LPENR_DMA1LPEN (1 << 21)

#define	RCC_AHB1LPENR_DTCMLPEN (1 << 20)

#define	RCC_AHB1LPENR_BKPSRAMLPEN (1 << 18)

#define	RCC_AHB1LPENR_SRAM2LPEN (1 << 17)

#define	RCC_AHB1LPENR_SRAM1LPEN (1 << 16)

#define	RCC_AHB1LPENR_FLITFLPEN (1 << 15)

#define	RCC_AHB1LPENR_AXILPEN (1 << 13)

#define	RCC_AHB1LPENR_CRCLPEN (1 << 12)

#define	RCC_AHB1LPENR_GPIOKLPEN (1 << 10)

#define	RCC_AHB1LPENR_GPIOJLPEN (1 << 9)

#define	RCC_AHB1LPENR_GPIOILPEN (1 << 8)

#define	RCC_AHB1LPENR_GPIOHLPEN (1 << 7)

#define	RCC_AHB1LPENR_GPIOGLPEN (1 << 6)

#define	RCC_AHB1LPENR_GPIOFLPEN (1 << 5)

#define	RCC_AHB1LPENR_GPIOELPEN (1 << 4)

#define	RCC_AHB1LPENR_GPIODLPEN (1 << 3)

#define	RCC_AHB1LPENR_GPIOCLPEN (1 << 2)

#define	RCC_AHB1LPENR_GPIOBLPEN (1 << 1)

#define	RCC_AHB1LPENR_GPIOALPEN (1 << 0)

#define	RCC_AHB2LPENR_OTGFSLPEN (1 << 7)

#define	RCC_AHB2LPENR_RNGLPEN (1 << 6)

#define	RCC_AHB2LPENR_HASHLPEN (1 << 5)

#define	RCC_AHB2LPENR_CRYPLPEN (1 << 4)

#define	RCC_AHB2LPENR_DCMILPEN (1 << 0)

#define	RCC_AHB3LPENR_QSPILPEN (1 << 1)

#define	RCC_AHB3LPENR_FMCLPEN (1 << 0)

#define	RCC_APB1LPENR_UART8LPEN (1 << 31)

#define	RCC_APB1LPENR_UART7LPEN (1 << 30)

#define	RCC_APB1LPENR_DACLPEN (1 << 29)

#define	RCC_APB1LPENR_PWRLPEN (1 << 28)

#define	RCC_APB1LPENR_CECLPEN (1 << 27)

#define	RCC_APB1LPENR_CAN2LPEN (1 << 26)

#define	RCC_APB1LPENR_CAN1LPEN (1 << 25)

#define	RCC_APB1LPENR_I2C4LPEN (1 << 24)

#define	RCC_APB1LPENR_I2C3LPEN (1 << 23)

#define	RCC_APB1LPENR_I2C2LPEN (1 << 22)

#define	RCC_APB1LPENR_I2C1LPEN (1 << 21)

#define	RCC_APB1LPENR_UART5LPEN (1 << 20)

#define	RCC_APB1LPENR_UART4LPEN (1 << 19)

#define	RCC_APB1LPENR_USART3LPEN (1 << 18)

#define	RCC_APB1LPENR_USART2LPEN (1 << 17)

#define	RCC_APB1LPENR_SPIDIFRXLPEN (1 << 16)

#define	RCC_APB1LPENR_SPI3LPEN (1 << 15)

#define	RCC_APB1LPENR_SPI2LPEN (1 << 14)

#define	RCC_APB1LPENR_WWDGLPEN (1 << 11)

#define	RCC_APB1LPENR_LPTIM1LPEN (1 << 9)

#define	RCC_APB1LPENR_TIM14LPEN (1 << 8)

#define	RCC_APB1LPENR_TIM13LPEN (1 << 7)

#define	RCC_APB1LPENR_TIM12LPEN (1 << 6)

#define	RCC_APB1LPENR_TIM7LPEN (1 << 5)

#define	RCC_APB1LPENR_TIM6LPEN (1 << 4)

#define	RCC_APB1LPENR_TIM5LPEN (1 << 3)

#define	RCC_APB1LPENR_TIM4LPEN (1 << 2)

#define	RCC_APB1LPENR_TIM3LPEN (1 << 1)

#define	RCC_APB1LPENR_TIM2LPEN (1 << 0)

#define	RCC_APB2LPENR_LTDCLPEN (1 << 26)

#define	RCC_APB2LPENR_SAI2LPEN (1 << 23)

#define	RCC_APB2LPENR_SAI1LPEN (1 << 22)

#define	RCC_APB2LPENR_SPI6LPEN (1 << 21)

#define	RCC_APB2LPENR_SPI5LPEN (1 << 20)

#define	RCC_APB2LPENR_TIM11LPEN (1 << 18)

#define	RCC_APB2LPENR_TIM10LPEN (1 << 17)

#define	RCC_APB2LPENR_TIM9LPEN (1 << 16)

#define	RCC_APB2LPENR_SYSCFGLPEN (1 << 14)

#define	RCC_APB2LPENR_SPI4LPEN (1 << 13)

#define	RCC_APB2LPENR_SPI1LPEN (1 << 12)

#define	RCC_APB2LPENR_SDMMC1LPEN (1 << 11)

#define	RCC_APB2LPENR_ADC3LPEN (1 << 10)

#define	RCC_APB2LPENR_ADC2LPEN (1 << 9)

#define	RCC_APB2LPENR_ADC1LPEN (1 << 8)

#define	RCC_APB2LPENR_USART6LPEN (1 << 5)

#define	RCC_APB2LPENR_USART1LPEN (1 << 4)

#define	RCC_APB2LPENR_TIM8LPEN (1 << 1)

#define	RCC_APB2LPENR_TIM1LPEN (1 << 0)

#define	RCC_BDCR_BDRST (1 << 16)

#define	RCC_BDCR_RTCEN (1 << 15)

#define	RCC_BDCR_RTCSEL_MASK 0x3

#define	RCC_BDCR_RTCSEL_SHIFT 8

#define	RCC_BDCR_RTCSEL_NONE 0

#define	RCC_BDCR_RTCSEL_LSE 1

#define	RCC_BDCR_RTCSEL_LSI 2

#define	RCC_BDCR_RTCSEL_HSE 3

#define	RCC_BDCR_LSEDRV_MASK 0x3

#define	RCC_BDCR_LSEDRV_SHIFT 3

#define	RCC_BDCR_LSEDRV_LOW 0

#define	RCC_BDCR_LSEDRV_MEDH 1 /* good job st */

#define	RCC_BDCR_LSEDRV_MEDL 2

#define	RCC_BDCR_LSEDRV_HIGH 3

#define	RCC_BDCR_LSEBYP (1 << 2)

#define	RCC_BDCR_LSERDY (1 << 1)

#define	RCC_BDCR_LSEON (1 << 0)

#define	RCC_CSR_LPWRRSTF (1 << 31)

#define	RCC_CSR_WWDGRSTF (1 << 30)

#define	RCC_CSR_IWDGRSTF (1 << 29)

#define	RCC_CSR_SFTRSTF (1 << 28)

#define	RCC_CSR_PORRSTF (1 << 27)

#define	RCC_CSR_PINRSTF (1 << 26)

#define	RCC_CSR_BORRSTF (1 << 25)

#define	RCC_CSR_RMVF (1 << 24)

#define	RCC_CSR_RESET_FLAGS

#define	RCC_CSR_LSIRDY (1 << 1)

#define	RCC_CSR_LSION (1 << 0)

#define	RCC_SSCGR_SSCGEN (1 << 31)

#define	RCC_SSCGR_SPREADSEL (1 << 30)

#define	RCC_SSCGR_INCSTEP_MASK 0x7fff

#define	RCC_SSCGR_INCSTEP_SHIFT 13

#define	RCC_SSCGR_MODPER_MASK 0x1fff

#define	RCC_SSCGR_MODPER_SHIFT 0

#define	RCC_PLLI2SCFGR_PLLI2S_MASK 0x7

#define	RCC_PLLI2SCFGR_PLLI2S_SHIFT 28

#define	RCC_PLLI2SCFGR_PLLI2SQ_MASK 0xf

#define	RCC_PLLI2SCFGR_PLLI2SQ_SHIFT 24

#define	RCC_PLLI2SCFGR_PLLI2SP_MASK 0x3

#define	RCC_PLLI2SCFGR_PLLI2SP_SHIFT 16

#define	RCC_PLLI2SCFGR_PLLI2SN_MASK 0x1ff

#define	RCC_PLLI2SCFGR_PLLI2SN_SHIFT 6

#define	RCC_PLLSAICFGR_PLLSAIR_MASK 0x7

#define	RCC_PLLSAICFGR_PLLSAIR_SHIFT 28

#define	RCC_PLLSAICFGR_PLLSAIQ_MASK 0xf

#define	RCC_PLLSAICFGR_PLLSAIQ_SHIFT 24

#define	RCC_PLLSAICFGR_PLLSAIP_MASK 0x3

#define	RCC_PLLSAICFGR_PLLSAIP_SHIFT 16

#define	RCC_PLLSAICFGR_PLLSAIN_MASK 0x1FF

#define	RCC_PLLSAICFGR_PLLSAIN_SHIFT 6

#define	RCC_DCKCFGR1_TIMPRE (1<<24)

#define	RCC_DCKCFGR1_SAI2SEL_MASK 0x3

#define	RCC_DCKCFGR1_SAI2SEL_SHIFT 22

#define	RCC_DCKCFGR1_SAI1SEL_MASK 0x3

#define	RCC_DCKCFGR1_SAI1SEL_SHIFT 20

#define	RCC_DCKCFGR1_PLLSAIDIVR_MASK 0x3

#define	RCC_DCKCFGR1_PLLSAIDIVR_SHIFT 16

#define	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_2 0

#define	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_4 1

#define	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_8 2

#define	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_16 3

#define	RCC_DCKCFGR1_PLLSAIDIVQ_MASK 0x1f

#define	RCC_DCKCFGR1_PLLSAIDIVQ_SHIFT 8

#define	RCC_DCKCFGR1_PLLI2SDIVQ_MASK 0x1f

#define	RCC_DCKCFGR1_PLLI2SDIVQ_SHIFT 0

#define	RCC_DCKCFGR2_SDMMCSEL (1<<28)

#define	RCC_DCKCFGR2_CK48MSEL (1<<27)

#define	RCC_DCKCFGR2_CECSEL (1<<26)

#define	RCC_DCKCFGR2_LPTIM1SEL_MASK 0x3

#define	RCC_DCKCFGR2_LPTIM1SEL_SHIFT 24

#define	RCC_DCKCFGR2_I2CxSEL_MASK 0x3

#define	RCC_DCKCFGR2_I2C4SEL_SHIFT 22

#define	RCC_DCKCFGR2_I2C3SEL_SHIFT 20

#define	RCC_DCKCFGR2_I2C2SEL_SHIFT 18

#define	RCC_DCKCFGR2_I2C1SEL_SHIFT 16

#define	RCC_DCKCFGR2_UARTxSEL_MASK 0x3

#define	_REG_BIT(base, bit) (((base) << 5) + (bit))

Enumerations
enum	rcc_clock_3v3 { RCC_CLOCK_3V3_216MHZ , RCC_CLOCK_3V3_168MHZ , RCC_CLOCK_3V3_120MHZ , RCC_CLOCK_3V3_72MHZ , RCC_CLOCK_3V3_48MHZ , RCC_CLOCK_3V3_24MHZ , RCC_CLOCK_3V3_END }

enum	rcc_osc { RCC_PLL , RCC_HSE , RCC_HSI , RCC_LSE , RCC_LSI }

enum	rcc_periph_clken { RCC_GPIOA = _REG_BIT(0x30, 0) , RCC_GPIOB = _REG_BIT(0x30, 1) , RCC_GPIOC = _REG_BIT(0x30, 2) , RCC_GPIOD = _REG_BIT(0x30, 3) , RCC_GPIOE = _REG_BIT(0x30, 4) , RCC_GPIOF = _REG_BIT(0x30, 5) , RCC_GPIOG = _REG_BIT(0x30, 6) , RCC_GPIOH = _REG_BIT(0x30, 7) , RCC_GPIOI = _REG_BIT(0x30, 8) , RCC_GPIOJ = _REG_BIT(0x30, 9) , RCC_GPIOK = _REG_BIT(0x30, 10) , RCC_CRC = _REG_BIT(0x30, 12) , RCC_BKPSRAM = _REG_BIT(0x30, 18) , RCC_DTCMRAM = _REG_BIT(0x30, 20) , RCC_DMA1 = _REG_BIT(0x30, 21) , RCC_DMA2 = _REG_BIT(0x30, 22) , RCC_DMA2D = _REG_BIT(0x30, 23) , RCC_ETHMAC = _REG_BIT(0x30, 25) , RCC_ETHMACTX = _REG_BIT(0x30, 26) , RCC_ETHMACRX = _REG_BIT(0x30, 27) , RCC_ETHMACPTP = _REG_BIT(0x30, 28) , RCC_OTGHS = _REG_BIT(0x30, 29) , RCC_OTGHSULPI = _REG_BIT(0x30, 30) , RCC_DCMI = _REG_BIT(0x34, 0) , RCC_CRYP = _REG_BIT(0x34, 4) , RCC_HASH = _REG_BIT(0x34, 5) , RCC_RNG = _REG_BIT(0x34, 6) , RCC_OTGFS = _REG_BIT(0x34, 7) , RCC_QSPI = _REG_BIT(0x38, 1) , RCC_FMC = _REG_BIT(0x38, 0) , RCC_TIM2 = _REG_BIT(0x40, 0) , RCC_TIM3 = _REG_BIT(0x40, 1) , RCC_TIM4 = _REG_BIT(0x40, 2) , RCC_TIM5 = _REG_BIT(0x40, 3) , RCC_TIM6 = _REG_BIT(0x40, 4) , RCC_TIM7 = _REG_BIT(0x40, 5) , RCC_TIM12 = _REG_BIT(0x40, 6) , RCC_TIM13 = _REG_BIT(0x40, 7) , RCC_TIM14 = _REG_BIT(0x40, 8) , RCC_LPTIM1 = _REG_BIT(0x40, 9) , RCC_WWDG = _REG_BIT(0x40, 11) , RCC_SPI2 = _REG_BIT(0x40, 14) , RCC_SPI3 = _REG_BIT(0x40, 15) , RCC_SPDIFRX = _REG_BIT(0x40, 16) , RCC_USART2 = _REG_BIT(0x40, 17) , RCC_USART3 = _REG_BIT(0x40, 18) , RCC_UART4 = _REG_BIT(0x40, 19) , RCC_UART5 = _REG_BIT(0x40, 20) , RCC_I2C1 = _REG_BIT(0x40, 21) , RCC_I2C2 = _REG_BIT(0x40, 22) , RCC_I2C3 = _REG_BIT(0x40, 23) , RCC_I2C4 = _REG_BIT(0x40, 24) , RCC_CAN1 = _REG_BIT(0x40, 25) , RCC_CAN2 = _REG_BIT(0x40, 26) , RCC_CEC = _REG_BIT(0x40, 27) , RCC_PWR = _REG_BIT(0x40, 28) , RCC_DAC = _REG_BIT(0x40, 29) , RCC_UART7 = _REG_BIT(0x40, 30) , RCC_UART8 = _REG_BIT(0x40, 31) , RCC_TIM1 = _REG_BIT(0x44, 0) , RCC_TIM8 = _REG_BIT(0x44, 1) , RCC_USART1 = _REG_BIT(0x44, 4) , RCC_USART6 = _REG_BIT(0x44, 5) , RCC_ADC1 = _REG_BIT(0x44, 8) , RCC_ADC2 = _REG_BIT(0x44, 9) , RCC_ADC3 = _REG_BIT(0x44, 10) , RCC_SDMMC1 = _REG_BIT(0x44, 11) , RCC_SPI1 = _REG_BIT(0x44, 12) , RCC_SPI4 = _REG_BIT(0x44, 13) , RCC_SYSCFG = _REG_BIT(0x44, 14) , RCC_TIM9 = _REG_BIT(0x44, 16) , RCC_TIM10 = _REG_BIT(0x44, 17) , RCC_TIM11 = _REG_BIT(0x44, 18) , RCC_SPI5 = _REG_BIT(0x44, 20) , RCC_SPI6 = _REG_BIT(0x44, 21) , RCC_SAI1EN = _REG_BIT(0x44, 22) , RCC_SAI2EN = _REG_BIT(0x44, 23) , RCC_LTDC = _REG_BIT(0x44, 26) , RCC_RTC = _REG_BIT(0x70, 15) , SCC_GPIOA = _REG_BIT(0x50, 0) , SCC_GPIOB = _REG_BIT(0x50, 1) , SCC_GPIOC = _REG_BIT(0x50, 2) , SCC_GPIOD = _REG_BIT(0x50, 3) , SCC_GPIOE = _REG_BIT(0x50, 4) , SCC_GPIOF = _REG_BIT(0x50, 5) , SCC_GPIOG = _REG_BIT(0x50, 6) , SCC_GPIOH = _REG_BIT(0x50, 7) , SCC_GPIOI = _REG_BIT(0x50, 8) , SCC_GPIOJ = _REG_BIT(0x50, 9) , SCC_GPIOK = _REG_BIT(0x50, 10) , SCC_CRC = _REG_BIT(0x50, 12) , SCC_AXI = _REG_BIT(0x50, 13) , SCC_FLTIF = _REG_BIT(0x50, 15) , SCC_SRAM1 = _REG_BIT(0x50, 16) , SCC_SRAM2 = _REG_BIT(0x50, 17) , SCC_BKPSRAM = _REG_BIT(0x50, 18) , SCC_DTCM = _REG_BIT(0x50, 20) , SCC_DMA1 = _REG_BIT(0x50, 21) , SCC_DMA2 = _REG_BIT(0x50, 22) , SCC_DMA2D = _REG_BIT(0x50, 23) , SCC_ETHMAC = _REG_BIT(0x50, 25) , SCC_ETHMACTX = _REG_BIT(0x50, 26) , SCC_ETHMACRX = _REG_BIT(0x50, 27) , SCC_ETHMACPTP = _REG_BIT(0x50, 28) , SCC_OTGHS = _REG_BIT(0x50, 29) , SCC_OTGHSULPI = _REG_BIT(0x50, 30) , SCC_DCMI = _REG_BIT(0x54, 0) , SCC_CRYP = _REG_BIT(0x54, 4) , SCC_HASH = _REG_BIT(0x54, 5) , SCC_RNG = _REG_BIT(0x54, 6) , SCC_OTGFS = _REG_BIT(0x54, 7) , SCC_QSPI = _REG_BIT(0x58, 1) , SCC_FMC = _REG_BIT(0x58, 0) , SCC_TIM2 = _REG_BIT(0x60, 0) , SCC_TIM3 = _REG_BIT(0x60, 1) , SCC_TIM4 = _REG_BIT(0x60, 2) , SCC_TIM5 = _REG_BIT(0x60, 3) , SCC_TIM6 = _REG_BIT(0x60, 4) , SCC_TIM7 = _REG_BIT(0x60, 5) , SCC_TIM12 = _REG_BIT(0x60, 6) , SCC_TIM13 = _REG_BIT(0x60, 7) , SCC_TIM14 = _REG_BIT(0x60, 8) , SCC_LPTIM1 = _REG_BIT(0x60, 9) , SCC_WWDG = _REG_BIT(0x60, 11) , SCC_SPI2 = _REG_BIT(0x60, 14) , SCC_SPI3 = _REG_BIT(0x60, 15) , SCC_SPDIFRX = _REG_BIT(0x60, 16) , SCC_USART2 = _REG_BIT(0x60, 17) , SCC_USART3 = _REG_BIT(0x60, 18) , SCC_UART4 = _REG_BIT(0x60, 19) , SCC_UART5 = _REG_BIT(0x60, 20) , SCC_I2C1 = _REG_BIT(0x60, 21) , SCC_I2C2 = _REG_BIT(0x60, 22) , SCC_I2C3 = _REG_BIT(0x60, 23) , SCC_I2C4 = _REG_BIT(0x60, 24) , SCC_CAN1 = _REG_BIT(0x60, 25) , SCC_CAN2 = _REG_BIT(0x60, 26) , SCC_CEC = _REG_BIT(0x60, 27) , SCC_PWR = _REG_BIT(0x60, 28) , SCC_DAC = _REG_BIT(0x60, 29) , SCC_UART7 = _REG_BIT(0x60, 30) , SCC_UART8 = _REG_BIT(0x60, 31) , SCC_TIM1 = _REG_BIT(0x64, 0) , SCC_TIM8 = _REG_BIT(0x64, 1) , SCC_USART1 = _REG_BIT(0x64, 4) , SCC_USART6 = _REG_BIT(0x64, 5) , SCC_ADC1 = _REG_BIT(0x64, 8) , SCC_ADC2 = _REG_BIT(0x64, 9) , SCC_ADC3 = _REG_BIT(0x64, 10) , SCC_SDMMC1 = _REG_BIT(0x64, 11) , SCC_SPI1 = _REG_BIT(0x64, 12) , SCC_SPI4 = _REG_BIT(0x64, 13) , SCC_SYSCFG = _REG_BIT(0x64, 14) , SCC_TIM9 = _REG_BIT(0x64, 16) , SCC_TIM10 = _REG_BIT(0x64, 17) , SCC_TIM11 = _REG_BIT(0x64, 18) , SCC_SPI5 = _REG_BIT(0x64, 20) , SCC_SPI6 = _REG_BIT(0x64, 21) , SCC_SAI1 = _REG_BIT(0x64, 22) , SCC_SAI2 = _REG_BIT(0x64, 23) , SCC_LTDC = _REG_BIT(0x64, 26) }

enum	rcc_periph_rst { RST_GPIOA = _REG_BIT(0x10, 0) , RST_GPIOB = _REG_BIT(0x10, 1) , RST_GPIOC = _REG_BIT(0x10, 2) , RST_GPIOD = _REG_BIT(0x10, 3) , RST_GPIOE = _REG_BIT(0x10, 4) , RST_GPIOF = _REG_BIT(0x10, 5) , RST_GPIOG = _REG_BIT(0x10, 6) , RST_GPIOH = _REG_BIT(0x10, 7) , RST_GPIOI = _REG_BIT(0x10, 8) , RST_GPIOJ = _REG_BIT(0x10, 9) , RST_GPIOK = _REG_BIT(0x10, 10) , RST_CRC = _REG_BIT(0x10, 12) , RST_DMA1 = _REG_BIT(0x10, 21) , RST_DMA2 = _REG_BIT(0x10, 22) , RST_DMA2D = _REG_BIT(0x10, 23) , RST_ETHMAC = _REG_BIT(0x10, 25) , RST_OTGHS = _REG_BIT(0x10, 29) , RST_DCMI = _REG_BIT(0x14, 0) , RST_CRYP = _REG_BIT(0x14, 4) , RST_HASH = _REG_BIT(0x14, 5) , RST_RNG = _REG_BIT(0x14, 6) , RST_OTGFS = _REG_BIT(0x14, 7) , RST_QSPI = _REG_BIT(0x18, 1) , RST_FMC = _REG_BIT(0x18, 0) , RST_TIM2 = _REG_BIT(0x20, 0) , RST_TIM3 = _REG_BIT(0x20, 1) , RST_TIM4 = _REG_BIT(0x20, 2) , RST_TIM5 = _REG_BIT(0x20, 3) , RST_TIM6 = _REG_BIT(0x20, 4) , RST_TIM7 = _REG_BIT(0x20, 5) , RST_TIM12 = _REG_BIT(0x20, 6) , RST_TIM13 = _REG_BIT(0x20, 7) , RST_TIM14 = _REG_BIT(0x20, 8) , RST_LPTIM1 = _REG_BIT(0x20, 9) , RST_WWDG = _REG_BIT(0x20, 11) , RST_SPI2 = _REG_BIT(0x20, 14) , RST_SPI3 = _REG_BIT(0x20, 15) , RST_SPDIFRX = _REG_BIT(0x20, 16) , RST_UART2 = _REG_BIT(0x20, 17) , RST_UART3 = _REG_BIT(0x20, 18) , RST_UART4 = _REG_BIT(0x20, 19) , RST_UART5 = _REG_BIT(0x20, 20) , RST_I2C1 = _REG_BIT(0x20, 21) , RST_I2C2 = _REG_BIT(0x20, 22) , RST_I2C3 = _REG_BIT(0x20, 23) , RST_I2C4 = _REG_BIT(0x20, 24) , RST_CAN1 = _REG_BIT(0x20, 25) , RST_CAN2 = _REG_BIT(0x20, 26) , RST_CEC = _REG_BIT(0x20, 27) , RST_PWR = _REG_BIT(0x20, 28) , RST_DAC = _REG_BIT(0x20, 29) , RST_UART7 = _REG_BIT(0x20, 30) , RST_UART8 = _REG_BIT(0x20, 31) , RST_TIM1 = _REG_BIT(0x24, 0) , RST_TIM8 = _REG_BIT(0x24, 1) , RST_USART1 = _REG_BIT(0x24, 4) , RST_USART6 = _REG_BIT(0x24, 5) , RST_ADC = _REG_BIT(0x24, 8) , RST_SDMMC1 = _REG_BIT(0x24, 11) , RST_SPI1 = _REG_BIT(0x24, 12) , RST_SPI4 = _REG_BIT(0x24, 13) , RST_SYSCFG = _REG_BIT(0x24, 14) , RST_TIM9 = _REG_BIT(0x24, 16) , RST_TIM10 = _REG_BIT(0x24, 17) , RST_TIM11 = _REG_BIT(0x24, 18) , RST_SPI5 = _REG_BIT(0x24, 20) , RST_SPI6 = _REG_BIT(0x24, 21) , RST_SAI1RST = _REG_BIT(0x24, 22) , RST_SAI2RST = _REG_BIT(0x24, 23) , RST_LTDC = _REG_BIT(0x24, 26) }

Functions
void	rcc_osc_ready_int_clear (enum rcc_osc osc)

void	rcc_osc_ready_int_enable (enum rcc_osc osc)

void	rcc_osc_ready_int_disable (enum rcc_osc osc)

int	rcc_osc_ready_int_flag (enum rcc_osc osc)

void	rcc_css_int_clear (void)

int	rcc_css_int_flag (void)

void	rcc_wait_for_sysclk_status (enum rcc_osc osc)

void	rcc_osc_on (enum rcc_osc osc)

void	rcc_osc_off (enum rcc_osc osc)

void	rcc_css_enable (void)

void	rcc_css_disable (void)

void	rcc_set_sysclk_source (uint32_t clk)

void	rcc_set_pll_source (uint32_t pllsrc)

void	rcc_set_ppre2 (uint32_t ppre2)

void	rcc_set_ppre1 (uint32_t ppre1)

void	rcc_set_hpre (uint32_t hpre)

void	rcc_set_rtcpre (uint32_t rtcpre)

void	rcc_set_main_pll_hsi (uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq)

void	rcc_set_main_pll_hse (uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq)

uint32_t	rcc_system_clock_source (void)

void	rcc_clock_setup_hse (const struct rcc_clock_scale *clock, uint32_t hse_mhz)

void	rcc_clock_setup_hsi (const struct rcc_clock_scale *clock)

uint32_t	rcc_get_usart_clk_freq (uint32_t usart)
	Get the peripheral clock speed for the USART at base specified. More...

uint32_t	rcc_get_timer_clk_freq (uint32_t timer)
	Get the peripheral clock speed for the Timer at base specified. More...

uint32_t	rcc_get_i2c_clk_freq (uint32_t i2c)
	Get the peripheral clock speed for the I2C device at base specified. More...

uint32_t	rcc_get_spi_clk_freq (uint32_t spi)
	Get the peripheral clock speed for the SPI device at base specified. More...

void	rcc_peripheral_enable_clock (volatile uint32_t *reg, uint32_t en)
	RCC Enable Peripheral Clocks. More...

void	rcc_peripheral_disable_clock (volatile uint32_t *reg, uint32_t en)
	RCC Disable Peripheral Clocks. More...

void	rcc_peripheral_reset (volatile uint32_t *reg, uint32_t reset)
	RCC Reset Peripherals. More...

void	rcc_peripheral_clear_reset (volatile uint32_t *reg, uint32_t clear_reset)
	RCC Remove Reset on Peripherals. More...

void	rcc_periph_clock_enable (enum rcc_periph_clken clken)
	Enable Peripheral Clock in running mode. More...

void	rcc_periph_clock_disable (enum rcc_periph_clken clken)
	Disable Peripheral Clock in running mode. More...

void	rcc_periph_reset_pulse (enum rcc_periph_rst rst)
	Reset Peripheral, pulsed. More...

void	rcc_periph_reset_hold (enum rcc_periph_rst rst)
	Reset Peripheral, hold. More...

void	rcc_periph_reset_release (enum rcc_periph_rst rst)
	Reset Peripheral, release. More...

void	rcc_set_mco (uint32_t mcosrc)
	Select the source of Microcontroller Clock Output. More...

void	rcc_osc_bypass_enable (enum rcc_osc osc)
	RCC Enable Bypass. More...

void	rcc_osc_bypass_disable (enum rcc_osc osc)
	RCC Disable Bypass. More...

bool	rcc_is_osc_ready (enum rcc_osc osc)
	Is the given oscillator ready? More...

void	rcc_wait_for_osc_ready (enum rcc_osc osc)
	Wait for Oscillator Ready. More...

uint16_t	rcc_get_div_from_hpre (uint8_t div_val)
	This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. More...

Variables
uint32_t	rcc_ahb_frequency

uint32_t	rcc_apb1_frequency

uint32_t	rcc_apb2_frequency

const struct rcc_clock_scale	rcc_3v3 [RCC_CLOCK_3V3_END]

Detailed Description

Defined Constants and Types for the STM32F7xx Reset and Clock Control

Version: 1.0.0

Author: © 2015 Karl Palsson karlp.nosp@m.@twe.nosp@m.ak.ne.nosp@m.t.au

Date: October, 2015

LGPL License Terms libopencm3 License

Author: © 2013 Frantisek Burian BuFra.nosp@m.n@se.nosp@m.znam..nosp@m.cz

Macro Definition Documentation

◆ _REG_BIT

#define _REG_BIT	(	base,
		bit
	)	(((base) << 5) + (bit))

Definition at line 697 of file f7/rcc.h.

◆ RCC_AHB1ENR

#define RCC_AHB1ENR MMIO32(RCC_BASE + 0x30)

Definition at line 54 of file f7/rcc.h.

◆ RCC_AHB1LPENR

#define RCC_AHB1LPENR MMIO32(RCC_BASE + 0x50)

Definition at line 59 of file f7/rcc.h.

◆ RCC_AHB1LPENR_AXILPEN

#define RCC_AHB1LPENR_AXILPEN (1 << 13)

Definition at line 451 of file f7/rcc.h.

◆ RCC_AHB1LPENR_BKPSRAMLPEN

#define RCC_AHB1LPENR_BKPSRAMLPEN (1 << 18)

Definition at line 447 of file f7/rcc.h.

◆ RCC_AHB1LPENR_CRCLPEN

#define RCC_AHB1LPENR_CRCLPEN (1 << 12)

Definition at line 452 of file f7/rcc.h.

◆ RCC_AHB1LPENR_DMA1LPEN

#define RCC_AHB1LPENR_DMA1LPEN (1 << 21)

Definition at line 445 of file f7/rcc.h.

◆ RCC_AHB1LPENR_DMA2DLPEN

#define RCC_AHB1LPENR_DMA2DLPEN (1 << 23)

Definition at line 443 of file f7/rcc.h.

◆ RCC_AHB1LPENR_DMA2LPEN

#define RCC_AHB1LPENR_DMA2LPEN (1 << 22)

Definition at line 444 of file f7/rcc.h.

◆ RCC_AHB1LPENR_DTCMLPEN

#define RCC_AHB1LPENR_DTCMLPEN (1 << 20)

Definition at line 446 of file f7/rcc.h.

◆ RCC_AHB1LPENR_ETHMACLPEN

#define RCC_AHB1LPENR_ETHMACLPEN (1 << 25)

Definition at line 442 of file f7/rcc.h.

◆ RCC_AHB1LPENR_ETHMACPTPLPEN

#define RCC_AHB1LPENR_ETHMACPTPLPEN (1 << 28)

Definition at line 439 of file f7/rcc.h.

◆ RCC_AHB1LPENR_ETHMACRXLPEN

#define RCC_AHB1LPENR_ETHMACRXLPEN (1 << 27)

Definition at line 440 of file f7/rcc.h.

◆ RCC_AHB1LPENR_ETHMACTXLPEN

#define RCC_AHB1LPENR_ETHMACTXLPEN (1 << 26)

Definition at line 441 of file f7/rcc.h.

◆ RCC_AHB1LPENR_FLITFLPEN

#define RCC_AHB1LPENR_FLITFLPEN (1 << 15)

Definition at line 450 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOALPEN

#define RCC_AHB1LPENR_GPIOALPEN (1 << 0)

Definition at line 463 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOBLPEN

#define RCC_AHB1LPENR_GPIOBLPEN (1 << 1)

Definition at line 462 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOCLPEN

#define RCC_AHB1LPENR_GPIOCLPEN (1 << 2)

Definition at line 461 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIODLPEN

#define RCC_AHB1LPENR_GPIODLPEN (1 << 3)

Definition at line 460 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOELPEN

#define RCC_AHB1LPENR_GPIOELPEN (1 << 4)

Definition at line 459 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOFLPEN

#define RCC_AHB1LPENR_GPIOFLPEN (1 << 5)

Definition at line 458 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOGLPEN

#define RCC_AHB1LPENR_GPIOGLPEN (1 << 6)

Definition at line 457 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOHLPEN

#define RCC_AHB1LPENR_GPIOHLPEN (1 << 7)

Definition at line 456 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOILPEN

#define RCC_AHB1LPENR_GPIOILPEN (1 << 8)

Definition at line 455 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOJLPEN

#define RCC_AHB1LPENR_GPIOJLPEN (1 << 9)

Definition at line 454 of file f7/rcc.h.

◆ RCC_AHB1LPENR_GPIOKLPEN

#define RCC_AHB1LPENR_GPIOKLPEN (1 << 10)

Definition at line 453 of file f7/rcc.h.

◆ RCC_AHB1LPENR_OTGHSLPEN

#define RCC_AHB1LPENR_OTGHSLPEN (1 << 29)

Definition at line 438 of file f7/rcc.h.

◆ RCC_AHB1LPENR_OTGHSULPILPEN

#define RCC_AHB1LPENR_OTGHSULPILPEN (1 << 30)

Definition at line 437 of file f7/rcc.h.

◆ RCC_AHB1LPENR_SRAM1LPEN

#define RCC_AHB1LPENR_SRAM1LPEN (1 << 16)

Definition at line 449 of file f7/rcc.h.

◆ RCC_AHB1LPENR_SRAM2LPEN

#define RCC_AHB1LPENR_SRAM2LPEN (1 << 17)

Definition at line 448 of file f7/rcc.h.

◆ RCC_AHB1RSTR

#define RCC_AHB1RSTR MMIO32(RCC_BASE + 0x10)

Definition at line 49 of file f7/rcc.h.

◆ RCC_AHB2ENR

#define RCC_AHB2ENR MMIO32(RCC_BASE + 0x34)

Definition at line 55 of file f7/rcc.h.

◆ RCC_AHB2LPENR

#define RCC_AHB2LPENR MMIO32(RCC_BASE + 0x54)

Definition at line 60 of file f7/rcc.h.

◆ RCC_AHB2LPENR_CRYPLPEN

#define RCC_AHB2LPENR_CRYPLPEN (1 << 4)

Definition at line 470 of file f7/rcc.h.

◆ RCC_AHB2LPENR_DCMILPEN

#define RCC_AHB2LPENR_DCMILPEN (1 << 0)

Definition at line 471 of file f7/rcc.h.

◆ RCC_AHB2LPENR_HASHLPEN

#define RCC_AHB2LPENR_HASHLPEN (1 << 5)

Definition at line 469 of file f7/rcc.h.

◆ RCC_AHB2LPENR_OTGFSLPEN

#define RCC_AHB2LPENR_OTGFSLPEN (1 << 7)

Definition at line 467 of file f7/rcc.h.

◆ RCC_AHB2LPENR_RNGLPEN

#define RCC_AHB2LPENR_RNGLPEN (1 << 6)

Definition at line 468 of file f7/rcc.h.

◆ RCC_AHB2RSTR

#define RCC_AHB2RSTR MMIO32(RCC_BASE + 0x14)

Definition at line 50 of file f7/rcc.h.

◆ RCC_AHB3ENR

#define RCC_AHB3ENR MMIO32(RCC_BASE + 0x38)

Definition at line 56 of file f7/rcc.h.

◆ RCC_AHB3LPENR

#define RCC_AHB3LPENR MMIO32(RCC_BASE + 0x58)

Definition at line 61 of file f7/rcc.h.

◆ RCC_AHB3LPENR_FMCLPEN

#define RCC_AHB3LPENR_FMCLPEN (1 << 0)

Definition at line 476 of file f7/rcc.h.

◆ RCC_AHB3LPENR_QSPILPEN

#define RCC_AHB3LPENR_QSPILPEN (1 << 1)

Definition at line 475 of file f7/rcc.h.

◆ RCC_AHB3RSTR

#define RCC_AHB3RSTR MMIO32(RCC_BASE + 0x18)

Definition at line 51 of file f7/rcc.h.

◆ RCC_APB1ENR

#define RCC_APB1ENR MMIO32(RCC_BASE + 0x40)

Definition at line 57 of file f7/rcc.h.

◆ RCC_APB1LPENR

#define RCC_APB1LPENR MMIO32(RCC_BASE + 0x60)

Definition at line 62 of file f7/rcc.h.

◆ RCC_APB1LPENR_CAN1LPEN

#define RCC_APB1LPENR_CAN1LPEN (1 << 25)

Definition at line 486 of file f7/rcc.h.

◆ RCC_APB1LPENR_CAN2LPEN

#define RCC_APB1LPENR_CAN2LPEN (1 << 26)

Definition at line 485 of file f7/rcc.h.

◆ RCC_APB1LPENR_CECLPEN

#define RCC_APB1LPENR_CECLPEN (1 << 27)

Definition at line 484 of file f7/rcc.h.

◆ RCC_APB1LPENR_DACLPEN

#define RCC_APB1LPENR_DACLPEN (1 << 29)

Definition at line 482 of file f7/rcc.h.

◆ RCC_APB1LPENR_I2C1LPEN

#define RCC_APB1LPENR_I2C1LPEN (1 << 21)

Definition at line 490 of file f7/rcc.h.

◆ RCC_APB1LPENR_I2C2LPEN

#define RCC_APB1LPENR_I2C2LPEN (1 << 22)

Definition at line 489 of file f7/rcc.h.

◆ RCC_APB1LPENR_I2C3LPEN

#define RCC_APB1LPENR_I2C3LPEN (1 << 23)

Definition at line 488 of file f7/rcc.h.

◆ RCC_APB1LPENR_I2C4LPEN

#define RCC_APB1LPENR_I2C4LPEN (1 << 24)

Definition at line 487 of file f7/rcc.h.

◆ RCC_APB1LPENR_LPTIM1LPEN

#define RCC_APB1LPENR_LPTIM1LPEN (1 << 9)

Definition at line 499 of file f7/rcc.h.

◆ RCC_APB1LPENR_PWRLPEN

#define RCC_APB1LPENR_PWRLPEN (1 << 28)

Definition at line 483 of file f7/rcc.h.

◆ RCC_APB1LPENR_SPI2LPEN

#define RCC_APB1LPENR_SPI2LPEN (1 << 14)

Definition at line 497 of file f7/rcc.h.

◆ RCC_APB1LPENR_SPI3LPEN

#define RCC_APB1LPENR_SPI3LPEN (1 << 15)

Definition at line 496 of file f7/rcc.h.

◆ RCC_APB1LPENR_SPIDIFRXLPEN

#define RCC_APB1LPENR_SPIDIFRXLPEN (1 << 16)

Definition at line 495 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM12LPEN

#define RCC_APB1LPENR_TIM12LPEN (1 << 6)

Definition at line 502 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM13LPEN

#define RCC_APB1LPENR_TIM13LPEN (1 << 7)

Definition at line 501 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM14LPEN

#define RCC_APB1LPENR_TIM14LPEN (1 << 8)

Definition at line 500 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM2LPEN

#define RCC_APB1LPENR_TIM2LPEN (1 << 0)

Definition at line 508 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM3LPEN

#define RCC_APB1LPENR_TIM3LPEN (1 << 1)

Definition at line 507 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM4LPEN

#define RCC_APB1LPENR_TIM4LPEN (1 << 2)

Definition at line 506 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM5LPEN

#define RCC_APB1LPENR_TIM5LPEN (1 << 3)

Definition at line 505 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM6LPEN

#define RCC_APB1LPENR_TIM6LPEN (1 << 4)

Definition at line 504 of file f7/rcc.h.

◆ RCC_APB1LPENR_TIM7LPEN

#define RCC_APB1LPENR_TIM7LPEN (1 << 5)

Definition at line 503 of file f7/rcc.h.

◆ RCC_APB1LPENR_UART4LPEN

#define RCC_APB1LPENR_UART4LPEN (1 << 19)

Definition at line 492 of file f7/rcc.h.

◆ RCC_APB1LPENR_UART5LPEN

#define RCC_APB1LPENR_UART5LPEN (1 << 20)

Definition at line 491 of file f7/rcc.h.

◆ RCC_APB1LPENR_UART7LPEN

#define RCC_APB1LPENR_UART7LPEN (1 << 30)

Definition at line 481 of file f7/rcc.h.

◆ RCC_APB1LPENR_UART8LPEN

#define RCC_APB1LPENR_UART8LPEN (1 << 31)

Definition at line 480 of file f7/rcc.h.

◆ RCC_APB1LPENR_USART2LPEN

#define RCC_APB1LPENR_USART2LPEN (1 << 17)

Definition at line 494 of file f7/rcc.h.

◆ RCC_APB1LPENR_USART3LPEN

#define RCC_APB1LPENR_USART3LPEN (1 << 18)

Definition at line 493 of file f7/rcc.h.

◆ RCC_APB1LPENR_WWDGLPEN

#define RCC_APB1LPENR_WWDGLPEN (1 << 11)

Definition at line 498 of file f7/rcc.h.

◆ RCC_APB1RSTR

#define RCC_APB1RSTR MMIO32(RCC_BASE + 0x20)

Definition at line 52 of file f7/rcc.h.

◆ RCC_APB2ENR

#define RCC_APB2ENR MMIO32(RCC_BASE + 0x44)

Definition at line 58 of file f7/rcc.h.

◆ RCC_APB2LPENR

#define RCC_APB2LPENR MMIO32(RCC_BASE + 0x64)

Definition at line 63 of file f7/rcc.h.

◆ RCC_APB2LPENR_ADC1LPEN

#define RCC_APB2LPENR_ADC1LPEN (1 << 8)

Definition at line 526 of file f7/rcc.h.

◆ RCC_APB2LPENR_ADC2LPEN

#define RCC_APB2LPENR_ADC2LPEN (1 << 9)

Definition at line 525 of file f7/rcc.h.

◆ RCC_APB2LPENR_ADC3LPEN

#define RCC_APB2LPENR_ADC3LPEN (1 << 10)

Definition at line 524 of file f7/rcc.h.

◆ RCC_APB2LPENR_LTDCLPEN

#define RCC_APB2LPENR_LTDCLPEN (1 << 26)

Definition at line 512 of file f7/rcc.h.

◆ RCC_APB2LPENR_SAI1LPEN

#define RCC_APB2LPENR_SAI1LPEN (1 << 22)

Definition at line 514 of file f7/rcc.h.

◆ RCC_APB2LPENR_SAI2LPEN

#define RCC_APB2LPENR_SAI2LPEN (1 << 23)

Definition at line 513 of file f7/rcc.h.

◆ RCC_APB2LPENR_SDMMC1LPEN

#define RCC_APB2LPENR_SDMMC1LPEN (1 << 11)

Definition at line 523 of file f7/rcc.h.

◆ RCC_APB2LPENR_SPI1LPEN

#define RCC_APB2LPENR_SPI1LPEN (1 << 12)

Definition at line 522 of file f7/rcc.h.

◆ RCC_APB2LPENR_SPI4LPEN

#define RCC_APB2LPENR_SPI4LPEN (1 << 13)

Definition at line 521 of file f7/rcc.h.

◆ RCC_APB2LPENR_SPI5LPEN

#define RCC_APB2LPENR_SPI5LPEN (1 << 20)

Definition at line 516 of file f7/rcc.h.

◆ RCC_APB2LPENR_SPI6LPEN

#define RCC_APB2LPENR_SPI6LPEN (1 << 21)

Definition at line 515 of file f7/rcc.h.

◆ RCC_APB2LPENR_SYSCFGLPEN

#define RCC_APB2LPENR_SYSCFGLPEN (1 << 14)

Definition at line 520 of file f7/rcc.h.

◆ RCC_APB2LPENR_TIM10LPEN

#define RCC_APB2LPENR_TIM10LPEN (1 << 17)

Definition at line 518 of file f7/rcc.h.

◆ RCC_APB2LPENR_TIM11LPEN

#define RCC_APB2LPENR_TIM11LPEN (1 << 18)

Definition at line 517 of file f7/rcc.h.

◆ RCC_APB2LPENR_TIM1LPEN

#define RCC_APB2LPENR_TIM1LPEN (1 << 0)

Definition at line 530 of file f7/rcc.h.

◆ RCC_APB2LPENR_TIM8LPEN

#define RCC_APB2LPENR_TIM8LPEN (1 << 1)

Definition at line 529 of file f7/rcc.h.

◆ RCC_APB2LPENR_TIM9LPEN

#define RCC_APB2LPENR_TIM9LPEN (1 << 16)

Definition at line 519 of file f7/rcc.h.

◆ RCC_APB2LPENR_USART1LPEN

#define RCC_APB2LPENR_USART1LPEN (1 << 4)

Definition at line 528 of file f7/rcc.h.

◆ RCC_APB2LPENR_USART6LPEN

#define RCC_APB2LPENR_USART6LPEN (1 << 5)

Definition at line 527 of file f7/rcc.h.

◆ RCC_APB2RSTR

#define RCC_APB2RSTR MMIO32(RCC_BASE + 0x24)

Definition at line 53 of file f7/rcc.h.

◆ RCC_BDCR

#define RCC_BDCR MMIO32(RCC_BASE + 0x70)

Definition at line 64 of file f7/rcc.h.

◆ RCC_BDCR_BDRST

#define RCC_BDCR_BDRST (1 << 16)

Definition at line 534 of file f7/rcc.h.

◆ RCC_BDCR_LSEBYP

#define RCC_BDCR_LSEBYP (1 << 2)

Definition at line 548 of file f7/rcc.h.

◆ RCC_BDCR_LSEDRV_HIGH

#define RCC_BDCR_LSEDRV_HIGH 3

Definition at line 547 of file f7/rcc.h.

◆ RCC_BDCR_LSEDRV_LOW

#define RCC_BDCR_LSEDRV_LOW 0

Definition at line 544 of file f7/rcc.h.

◆ RCC_BDCR_LSEDRV_MASK

#define RCC_BDCR_LSEDRV_MASK 0x3

Definition at line 542 of file f7/rcc.h.

◆ RCC_BDCR_LSEDRV_MEDH

#define RCC_BDCR_LSEDRV_MEDH 1 /* good job st */

Definition at line 545 of file f7/rcc.h.

◆ RCC_BDCR_LSEDRV_MEDL

#define RCC_BDCR_LSEDRV_MEDL 2

Definition at line 546 of file f7/rcc.h.

◆ RCC_BDCR_LSEDRV_SHIFT

#define RCC_BDCR_LSEDRV_SHIFT 3

Definition at line 543 of file f7/rcc.h.

◆ RCC_BDCR_LSEON

#define RCC_BDCR_LSEON (1 << 0)

Definition at line 550 of file f7/rcc.h.

◆ RCC_BDCR_LSERDY

#define RCC_BDCR_LSERDY (1 << 1)

Definition at line 549 of file f7/rcc.h.

◆ RCC_BDCR_RTCEN

#define RCC_BDCR_RTCEN (1 << 15)

Definition at line 535 of file f7/rcc.h.

◆ RCC_BDCR_RTCSEL_HSE

#define RCC_BDCR_RTCSEL_HSE 3

Definition at line 541 of file f7/rcc.h.

◆ RCC_BDCR_RTCSEL_LSE

#define RCC_BDCR_RTCSEL_LSE 1

Definition at line 539 of file f7/rcc.h.

◆ RCC_BDCR_RTCSEL_LSI

#define RCC_BDCR_RTCSEL_LSI 2

Definition at line 540 of file f7/rcc.h.

◆ RCC_BDCR_RTCSEL_MASK

#define RCC_BDCR_RTCSEL_MASK 0x3

Definition at line 536 of file f7/rcc.h.

◆ RCC_BDCR_RTCSEL_NONE

#define RCC_BDCR_RTCSEL_NONE 0

Definition at line 538 of file f7/rcc.h.

◆ RCC_BDCR_RTCSEL_SHIFT

#define RCC_BDCR_RTCSEL_SHIFT 8

Definition at line 537 of file f7/rcc.h.

◆ RCC_CFGR

#define RCC_CFGR MMIO32(RCC_BASE + 0x08)

Definition at line 47 of file f7/rcc.h.

◆ RCC_CFGR_HPRE_MASK

#define RCC_CFGR_HPRE_MASK 0xf

Definition at line 156 of file f7/rcc.h.

◆ RCC_CFGR_HPRE_SHIFT

#define RCC_CFGR_HPRE_SHIFT 4

Definition at line 155 of file f7/rcc.h.

◆ RCC_CFGR_I2SSRC

#define RCC_CFGR_I2SSRC (1 << 23)

Definition at line 124 of file f7/rcc.h.

◆ RCC_CFGR_MCO1_HSE

#define RCC_CFGR_MCO1_HSE 0x2

Definition at line 131 of file f7/rcc.h.

◆ RCC_CFGR_MCO1_HSI

#define RCC_CFGR_MCO1_HSI 0x0

Definition at line 129 of file f7/rcc.h.

◆ RCC_CFGR_MCO1_LSE

#define RCC_CFGR_MCO1_LSE 0x1

Definition at line 130 of file f7/rcc.h.

◆ RCC_CFGR_MCO1_MASK

#define RCC_CFGR_MCO1_MASK 0x3

Definition at line 127 of file f7/rcc.h.

◆ RCC_CFGR_MCO1_PLL

#define RCC_CFGR_MCO1_PLL 0x3

Definition at line 132 of file f7/rcc.h.

◆ RCC_CFGR_MCO1_SHIFT

#define RCC_CFGR_MCO1_SHIFT 21

Definition at line 128 of file f7/rcc.h.

◆ RCC_CFGR_MCO1PRE_SHIFT

#define RCC_CFGR_MCO1PRE_SHIFT 24

Definition at line 116 of file f7/rcc.h.

◆ RCC_CFGR_MCO2_HSE

#define RCC_CFGR_MCO2_HSE 0x2

Definition at line 110 of file f7/rcc.h.

◆ RCC_CFGR_MCO2_MASK

#define RCC_CFGR_MCO2_MASK 0x3

Definition at line 106 of file f7/rcc.h.

◆ RCC_CFGR_MCO2_PLL

#define RCC_CFGR_MCO2_PLL 0x3

Definition at line 111 of file f7/rcc.h.

◆ RCC_CFGR_MCO2_PLLI2S

#define RCC_CFGR_MCO2_PLLI2S 0x1

Definition at line 109 of file f7/rcc.h.

◆ RCC_CFGR_MCO2_SHIFT

#define RCC_CFGR_MCO2_SHIFT 30

Definition at line 107 of file f7/rcc.h.

◆ RCC_CFGR_MCO2_SYSCLK

#define RCC_CFGR_MCO2_SYSCLK 0x0

Definition at line 108 of file f7/rcc.h.

◆ RCC_CFGR_MCO2PRE_SHIFT

#define RCC_CFGR_MCO2PRE_SHIFT 27

Definition at line 115 of file f7/rcc.h.

◆ RCC_CFGR_MCO_MASK

#define RCC_CFGR_MCO_MASK RCC_CFGR_MCO1_MASK

Definition at line 134 of file f7/rcc.h.

◆ RCC_CFGR_MCO_SHIFT

#define RCC_CFGR_MCO_SHIFT RCC_CFGR_MCO1_SHIFT

Definition at line 133 of file f7/rcc.h.

◆ RCC_CFGR_MCOPRE_DIV_2

#define RCC_CFGR_MCOPRE_DIV_2 0x4

Definition at line 118 of file f7/rcc.h.

◆ RCC_CFGR_MCOPRE_DIV_3

#define RCC_CFGR_MCOPRE_DIV_3 0x5

Definition at line 119 of file f7/rcc.h.

◆ RCC_CFGR_MCOPRE_DIV_4

#define RCC_CFGR_MCOPRE_DIV_4 0x6

Definition at line 120 of file f7/rcc.h.

◆ RCC_CFGR_MCOPRE_DIV_5

#define RCC_CFGR_MCOPRE_DIV_5 0x7

Definition at line 121 of file f7/rcc.h.

◆ RCC_CFGR_MCOPRE_DIV_NONE

#define RCC_CFGR_MCOPRE_DIV_NONE 0x0

Definition at line 117 of file f7/rcc.h.

◆ RCC_CFGR_MCOPRE_MASK

#define RCC_CFGR_MCOPRE_MASK 0x7

Definition at line 114 of file f7/rcc.h.

◆ RCC_CFGR_PPRE1_MASK

#define RCC_CFGR_PPRE1_MASK 0x7

Definition at line 143 of file f7/rcc.h.

◆ RCC_CFGR_PPRE1_SHIFT

#define RCC_CFGR_PPRE1_SHIFT 10

Definition at line 142 of file f7/rcc.h.

◆ RCC_CFGR_PPRE2_MASK

#define RCC_CFGR_PPRE2_MASK 0x7

Definition at line 141 of file f7/rcc.h.

◆ RCC_CFGR_PPRE2_SHIFT

#define RCC_CFGR_PPRE2_SHIFT 13

Definition at line 140 of file f7/rcc.h.

◆ RCC_CFGR_RTCPRE_MASK

#define RCC_CFGR_RTCPRE_MASK 0x1f

Definition at line 138 of file f7/rcc.h.

◆ RCC_CFGR_RTCPRE_SHIFT

#define RCC_CFGR_RTCPRE_SHIFT 16

Definition at line 137 of file f7/rcc.h.

◆ RCC_CFGR_SW_HSE

#define RCC_CFGR_SW_HSE 0x1

Definition at line 181 of file f7/rcc.h.

◆ RCC_CFGR_SW_HSI

#define RCC_CFGR_SW_HSI 0x0

Definition at line 180 of file f7/rcc.h.

◆ RCC_CFGR_SW_MASK

#define RCC_CFGR_SW_MASK 0x3

Definition at line 179 of file f7/rcc.h.

◆ RCC_CFGR_SW_PLL

#define RCC_CFGR_SW_PLL 0x2

Definition at line 182 of file f7/rcc.h.

◆ RCC_CFGR_SW_SHIFT

#define RCC_CFGR_SW_SHIFT 0

Definition at line 178 of file f7/rcc.h.

◆ RCC_CFGR_SWS_HSE

#define RCC_CFGR_SWS_HSE 0x1

Definition at line 174 of file f7/rcc.h.

◆ RCC_CFGR_SWS_HSI

#define RCC_CFGR_SWS_HSI 0x0

Definition at line 173 of file f7/rcc.h.

◆ RCC_CFGR_SWS_MASK

#define RCC_CFGR_SWS_MASK 0x3

Definition at line 172 of file f7/rcc.h.

◆ RCC_CFGR_SWS_PLL

#define RCC_CFGR_SWS_PLL 0x2

Definition at line 175 of file f7/rcc.h.

◆ RCC_CFGR_SWS_SHIFT

#define RCC_CFGR_SWS_SHIFT 2

Definition at line 171 of file f7/rcc.h.

◆ RCC_CIR

#define RCC_CIR MMIO32(RCC_BASE + 0x0c)

Definition at line 48 of file f7/rcc.h.

◆ RCC_CIR_CSSC

#define RCC_CIR_CSSC (1 << 23)

Definition at line 209 of file f7/rcc.h.

◆ RCC_CIR_CSSF

#define RCC_CIR_CSSF (1 << 7)

Definition at line 230 of file f7/rcc.h.

◆ RCC_CIR_HSERDYC

#define RCC_CIR_HSERDYC (1 << 19)

Definition at line 215 of file f7/rcc.h.

◆ RCC_CIR_HSERDYF

#define RCC_CIR_HSERDYF (1 << 3)

Definition at line 236 of file f7/rcc.h.

◆ RCC_CIR_HSERDYIE

#define RCC_CIR_HSERDYIE (1 << 11)

Definition at line 224 of file f7/rcc.h.

◆ RCC_CIR_HSIRDYC

#define RCC_CIR_HSIRDYC (1 << 18)

Definition at line 216 of file f7/rcc.h.

◆ RCC_CIR_HSIRDYF

#define RCC_CIR_HSIRDYF (1 << 2)

Definition at line 237 of file f7/rcc.h.

◆ RCC_CIR_HSIRDYIE

#define RCC_CIR_HSIRDYIE (1 << 10)

Definition at line 225 of file f7/rcc.h.

◆ RCC_CIR_LSERDYC

#define RCC_CIR_LSERDYC (1 << 17)

Definition at line 217 of file f7/rcc.h.

◆ RCC_CIR_LSERDYF

#define RCC_CIR_LSERDYF (1 << 1)

Definition at line 238 of file f7/rcc.h.

◆ RCC_CIR_LSERDYIE

#define RCC_CIR_LSERDYIE (1 << 9)

Definition at line 226 of file f7/rcc.h.

◆ RCC_CIR_LSIRDYC

#define RCC_CIR_LSIRDYC (1 << 16)

Definition at line 218 of file f7/rcc.h.

◆ RCC_CIR_LSIRDYF

#define RCC_CIR_LSIRDYF (1 << 0)

Definition at line 239 of file f7/rcc.h.

◆ RCC_CIR_LSIRDYIE

#define RCC_CIR_LSIRDYIE (1 << 8)

Definition at line 227 of file f7/rcc.h.

◆ RCC_CIR_PLLI2SRDYC

#define RCC_CIR_PLLI2SRDYC (1 << 21)

Definition at line 213 of file f7/rcc.h.

◆ RCC_CIR_PLLI2SRDYF

#define RCC_CIR_PLLI2SRDYF (1 << 5)

Definition at line 234 of file f7/rcc.h.

◆ RCC_CIR_PLLI2SRDYIE

#define RCC_CIR_PLLI2SRDYIE (1 << 13)

Definition at line 222 of file f7/rcc.h.

◆ RCC_CIR_PLLRDYC

#define RCC_CIR_PLLRDYC (1 << 20)

Definition at line 214 of file f7/rcc.h.

◆ RCC_CIR_PLLRDYF

#define RCC_CIR_PLLRDYF (1 << 4)

Definition at line 235 of file f7/rcc.h.

◆ RCC_CIR_PLLRDYIE

#define RCC_CIR_PLLRDYIE (1 << 12)

Definition at line 223 of file f7/rcc.h.

◆ RCC_CIR_PLLSAIRDYC

#define RCC_CIR_PLLSAIRDYC (1 << 22)

Definition at line 212 of file f7/rcc.h.

◆ RCC_CIR_PLLSAIRDYF

#define RCC_CIR_PLLSAIRDYF (1 << 6)

Definition at line 233 of file f7/rcc.h.

◆ RCC_CIR_PLLSAIRDYIE

#define RCC_CIR_PLLSAIRDYIE (1 << 14)

Definition at line 221 of file f7/rcc.h.

◆ RCC_CR

#define RCC_CR MMIO32(RCC_BASE + 0x00)

Definition at line 45 of file f7/rcc.h.

◆ RCC_CR_CSSON

#define RCC_CR_CSSON (1 << 19)

Definition at line 80 of file f7/rcc.h.

◆ RCC_CR_HSEBYP

#define RCC_CR_HSEBYP (1 << 18)

Definition at line 81 of file f7/rcc.h.

◆ RCC_CR_HSEON

#define RCC_CR_HSEON (1 << 16)

Definition at line 83 of file f7/rcc.h.

◆ RCC_CR_HSERDY

#define RCC_CR_HSERDY (1 << 17)

Definition at line 82 of file f7/rcc.h.

◆ RCC_CR_HSICAL_MASK

#define RCC_CR_HSICAL_MASK 0xff

Definition at line 84 of file f7/rcc.h.

◆ RCC_CR_HSICAL_SHIFT

#define RCC_CR_HSICAL_SHIFT 8

Definition at line 85 of file f7/rcc.h.

◆ RCC_CR_HSION

#define RCC_CR_HSION (1 << 0)

Definition at line 89 of file f7/rcc.h.

◆ RCC_CR_HSIRDY

#define RCC_CR_HSIRDY (1 << 1)

Definition at line 88 of file f7/rcc.h.

◆ RCC_CR_HSITRIM_MASK

#define RCC_CR_HSITRIM_MASK 0x1f

Definition at line 86 of file f7/rcc.h.

◆ RCC_CR_HSITRIM_SHIFT

#define RCC_CR_HSITRIM_SHIFT 3

Definition at line 87 of file f7/rcc.h.

◆ RCC_CR_PLLI2SON

#define RCC_CR_PLLI2SON (1 << 26)

Definition at line 77 of file f7/rcc.h.

◆ RCC_CR_PLLI2SRDY

#define RCC_CR_PLLI2SRDY (1 << 27)

Definition at line 76 of file f7/rcc.h.

◆ RCC_CR_PLLON

#define RCC_CR_PLLON (1 << 24)

Definition at line 79 of file f7/rcc.h.

◆ RCC_CR_PLLRDY

#define RCC_CR_PLLRDY (1 << 25)

Definition at line 78 of file f7/rcc.h.

◆ RCC_CR_PLLSAION

#define RCC_CR_PLLSAION (1 << 28)

Definition at line 75 of file f7/rcc.h.

◆ RCC_CR_PLLSAIRDY

#define RCC_CR_PLLSAIRDY (1 << 29)

Definition at line 74 of file f7/rcc.h.

◆ RCC_CSR

#define RCC_CSR MMIO32(RCC_BASE + 0x74)

Definition at line 65 of file f7/rcc.h.

◆ RCC_CSR_BORRSTF

#define RCC_CSR_BORRSTF (1 << 25)

Definition at line 560 of file f7/rcc.h.

◆ RCC_CSR_IWDGRSTF

#define RCC_CSR_IWDGRSTF (1 << 29)

Definition at line 556 of file f7/rcc.h.

◆ RCC_CSR_LPWRRSTF

#define RCC_CSR_LPWRRSTF (1 << 31)

Definition at line 554 of file f7/rcc.h.

◆ RCC_CSR_LSION

#define RCC_CSR_LSION (1 << 0)

Definition at line 566 of file f7/rcc.h.

◆ RCC_CSR_LSIRDY

#define RCC_CSR_LSIRDY (1 << 1)

Definition at line 565 of file f7/rcc.h.

◆ RCC_CSR_PINRSTF

#define RCC_CSR_PINRSTF (1 << 26)

Definition at line 559 of file f7/rcc.h.

◆ RCC_CSR_PORRSTF

#define RCC_CSR_PORRSTF (1 << 27)

Definition at line 558 of file f7/rcc.h.

◆ RCC_CSR_RESET_FLAGS

#define RCC_CSR_RESET_FLAGS

Value:

                (RCC_CSR_LPWRRSTF | RCC_CSR_WWDGRSTF |\
                RCC_CSR_IWDGRSTF | RCC_CSR_SFTRSTF | RCC_CSR_PORRSTF |\
                RCC_CSR_PINRSTF | RCC_CSR_BORRSTF)

Definition at line 562 of file f7/rcc.h.

◆ RCC_CSR_RMVF

#define RCC_CSR_RMVF (1 << 24)

Definition at line 561 of file f7/rcc.h.

◆ RCC_CSR_SFTRSTF

#define RCC_CSR_SFTRSTF (1 << 28)

Definition at line 557 of file f7/rcc.h.

◆ RCC_CSR_WWDGRSTF

#define RCC_CSR_WWDGRSTF (1 << 30)

Definition at line 555 of file f7/rcc.h.

◆ RCC_DCKCFGR1

#define RCC_DCKCFGR1 MMIO32(RCC_BASE + 0x8C)

Definition at line 69 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLI2SDIVQ_MASK

#define RCC_DCKCFGR1_PLLI2SDIVQ_MASK 0x1f

Definition at line 615 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLI2SDIVQ_SHIFT

#define RCC_DCKCFGR1_PLLI2SDIVQ_SHIFT 0

Definition at line 616 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVQ_MASK

#define RCC_DCKCFGR1_PLLSAIDIVQ_MASK 0x1f

Definition at line 613 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVQ_SHIFT

#define RCC_DCKCFGR1_PLLSAIDIVQ_SHIFT 8

Definition at line 614 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVR_DIVR_16

#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_16 3

Definition at line 612 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVR_DIVR_2

#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_2 0

Definition at line 609 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVR_DIVR_4

#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_4 1

Definition at line 610 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVR_DIVR_8

#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_8 2

Definition at line 611 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVR_MASK

#define RCC_DCKCFGR1_PLLSAIDIVR_MASK 0x3

Definition at line 607 of file f7/rcc.h.

◆ RCC_DCKCFGR1_PLLSAIDIVR_SHIFT

#define RCC_DCKCFGR1_PLLSAIDIVR_SHIFT 16

Definition at line 608 of file f7/rcc.h.

◆ RCC_DCKCFGR1_SAI1SEL_MASK

#define RCC_DCKCFGR1_SAI1SEL_MASK 0x3

Definition at line 605 of file f7/rcc.h.

◆ RCC_DCKCFGR1_SAI1SEL_SHIFT

#define RCC_DCKCFGR1_SAI1SEL_SHIFT 20

Definition at line 606 of file f7/rcc.h.

◆ RCC_DCKCFGR1_SAI2SEL_MASK

#define RCC_DCKCFGR1_SAI2SEL_MASK 0x3

Definition at line 603 of file f7/rcc.h.

◆ RCC_DCKCFGR1_SAI2SEL_SHIFT

#define RCC_DCKCFGR1_SAI2SEL_SHIFT 22

Definition at line 604 of file f7/rcc.h.

◆ RCC_DCKCFGR1_TIMPRE

#define RCC_DCKCFGR1_TIMPRE (1<<24)

Definition at line 602 of file f7/rcc.h.

◆ RCC_DCKCFGR2

#define RCC_DCKCFGR2 MMIO32(RCC_BASE + 0x90)

Definition at line 70 of file f7/rcc.h.

◆ RCC_DCKCFGR2_CECSEL

#define RCC_DCKCFGR2_CECSEL (1<<26)

Definition at line 622 of file f7/rcc.h.

◆ RCC_DCKCFGR2_CK48MSEL

#define RCC_DCKCFGR2_CK48MSEL (1<<27)

Definition at line 621 of file f7/rcc.h.

◆ RCC_DCKCFGR2_I2C1SEL_SHIFT

#define RCC_DCKCFGR2_I2C1SEL_SHIFT 16

Definition at line 629 of file f7/rcc.h.

◆ RCC_DCKCFGR2_I2C2SEL_SHIFT

#define RCC_DCKCFGR2_I2C2SEL_SHIFT 18

Definition at line 628 of file f7/rcc.h.

◆ RCC_DCKCFGR2_I2C3SEL_SHIFT

#define RCC_DCKCFGR2_I2C3SEL_SHIFT 20

Definition at line 627 of file f7/rcc.h.

◆ RCC_DCKCFGR2_I2C4SEL_SHIFT

#define RCC_DCKCFGR2_I2C4SEL_SHIFT 22

Definition at line 626 of file f7/rcc.h.

◆ RCC_DCKCFGR2_I2CxSEL_MASK

#define RCC_DCKCFGR2_I2CxSEL_MASK 0x3

Definition at line 625 of file f7/rcc.h.

◆ RCC_DCKCFGR2_LPTIM1SEL_MASK

#define RCC_DCKCFGR2_LPTIM1SEL_MASK 0x3

Definition at line 623 of file f7/rcc.h.

◆ RCC_DCKCFGR2_LPTIM1SEL_SHIFT

#define RCC_DCKCFGR2_LPTIM1SEL_SHIFT 24

Definition at line 624 of file f7/rcc.h.

◆ RCC_DCKCFGR2_SDMMCSEL

#define RCC_DCKCFGR2_SDMMCSEL (1<<28)

Definition at line 620 of file f7/rcc.h.

◆ RCC_DCKCFGR2_UARTxSEL_MASK

#define RCC_DCKCFGR2_UARTxSEL_MASK 0x3

Definition at line 631 of file f7/rcc.h.

◆ RCC_PLLCFGR

#define RCC_PLLCFGR MMIO32(RCC_BASE + 0x04)

Definition at line 46 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLM_MASK

#define RCC_PLLCFGR_PLLM_MASK 0x3f

Definition at line 100 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLM_SHIFT

#define RCC_PLLCFGR_PLLM_SHIFT 0

Definition at line 101 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLN_MASK

#define RCC_PLLCFGR_PLLN_MASK 0x1ff

Definition at line 98 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLN_SHIFT

#define RCC_PLLCFGR_PLLN_SHIFT 6

Definition at line 99 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLP_MASK

#define RCC_PLLCFGR_PLLP_MASK 0x3

Definition at line 96 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLP_SHIFT

#define RCC_PLLCFGR_PLLP_SHIFT 16

Definition at line 97 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLQ_MASK

#define RCC_PLLCFGR_PLLQ_MASK 0xf

Definition at line 93 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLQ_SHIFT

#define RCC_PLLCFGR_PLLQ_SHIFT 24

Definition at line 94 of file f7/rcc.h.

◆ RCC_PLLCFGR_PLLSRC

#define RCC_PLLCFGR_PLLSRC (1 << 22)

Definition at line 95 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR

#define RCC_PLLI2SCFGR MMIO32(RCC_BASE + 0x84)

Definition at line 67 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2S_MASK

#define RCC_PLLI2SCFGR_PLLI2S_MASK 0x7

Definition at line 580 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2S_SHIFT

#define RCC_PLLI2SCFGR_PLLI2S_SHIFT 28

Definition at line 581 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2SN_MASK

#define RCC_PLLI2SCFGR_PLLI2SN_MASK 0x1ff

Definition at line 586 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2SN_SHIFT

#define RCC_PLLI2SCFGR_PLLI2SN_SHIFT 6

Definition at line 587 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2SP_MASK

#define RCC_PLLI2SCFGR_PLLI2SP_MASK 0x3

Definition at line 584 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2SP_SHIFT

#define RCC_PLLI2SCFGR_PLLI2SP_SHIFT 16

Definition at line 585 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2SQ_MASK

#define RCC_PLLI2SCFGR_PLLI2SQ_MASK 0xf

Definition at line 582 of file f7/rcc.h.

◆ RCC_PLLI2SCFGR_PLLI2SQ_SHIFT

#define RCC_PLLI2SCFGR_PLLI2SQ_SHIFT 24

Definition at line 583 of file f7/rcc.h.

◆ RCC_PLLSAICFGR

#define RCC_PLLSAICFGR MMIO32(RCC_BASE + 0x88)

Definition at line 68 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIN_MASK

#define RCC_PLLSAICFGR_PLLSAIN_MASK 0x1FF

Definition at line 597 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIN_SHIFT

#define RCC_PLLSAICFGR_PLLSAIN_SHIFT 6

Definition at line 598 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIP_MASK

#define RCC_PLLSAICFGR_PLLSAIP_MASK 0x3

Definition at line 595 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIP_SHIFT

#define RCC_PLLSAICFGR_PLLSAIP_SHIFT 16

Definition at line 596 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIQ_MASK

#define RCC_PLLSAICFGR_PLLSAIQ_MASK 0xf

Definition at line 593 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIQ_SHIFT

#define RCC_PLLSAICFGR_PLLSAIQ_SHIFT 24

Definition at line 594 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIR_MASK

#define RCC_PLLSAICFGR_PLLSAIR_MASK 0x7

Definition at line 591 of file f7/rcc.h.

◆ RCC_PLLSAICFGR_PLLSAIR_SHIFT

#define RCC_PLLSAICFGR_PLLSAIR_SHIFT 28

Definition at line 592 of file f7/rcc.h.

◆ RCC_SSCGR

#define RCC_SSCGR MMIO32(RCC_BASE + 0x80)

Definition at line 66 of file f7/rcc.h.

◆ RCC_SSCGR_INCSTEP_MASK

#define RCC_SSCGR_INCSTEP_MASK 0x7fff

Definition at line 572 of file f7/rcc.h.

◆ RCC_SSCGR_INCSTEP_SHIFT

#define RCC_SSCGR_INCSTEP_SHIFT 13

Definition at line 573 of file f7/rcc.h.

◆ RCC_SSCGR_MODPER_MASK

#define RCC_SSCGR_MODPER_MASK 0x1fff

Definition at line 574 of file f7/rcc.h.

◆ RCC_SSCGR_MODPER_SHIFT

#define RCC_SSCGR_MODPER_SHIFT 0

Definition at line 575 of file f7/rcc.h.

◆ RCC_SSCGR_SPREADSEL

#define RCC_SSCGR_SPREADSEL (1 << 30)

Definition at line 571 of file f7/rcc.h.

◆ RCC_SSCGR_SSCGEN

#define RCC_SSCGR_SSCGEN (1 << 31)

Definition at line 570 of file f7/rcc.h.

Enumeration Type Documentation

◆ rcc_clock_3v3

enum rcc_clock_3v3

Enumerator
RCC_CLOCK_3V3_216MHZ
RCC_CLOCK_3V3_168MHZ
RCC_CLOCK_3V3_120MHZ
RCC_CLOCK_3V3_72MHZ
RCC_CLOCK_3V3_48MHZ
RCC_CLOCK_3V3_24MHZ
RCC_CLOCK_3V3_END

Definition at line 661 of file f7/rcc.h.

◆ rcc_osc

enum rcc_osc

Enumerator
RCC_PLL
RCC_HSE
RCC_HSI
RCC_LSE
RCC_LSI

Definition at line 689 of file f7/rcc.h.

◆ rcc_periph_clken

enum rcc_periph_clken

Enumerator
RCC_GPIOA
RCC_GPIOB
RCC_GPIOC
RCC_GPIOD
RCC_GPIOE
RCC_GPIOF
RCC_GPIOG
RCC_GPIOH
RCC_GPIOI
RCC_GPIOJ
RCC_GPIOK
RCC_CRC
RCC_BKPSRAM
RCC_DTCMRAM
RCC_DMA1
RCC_DMA2
RCC_DMA2D
RCC_ETHMAC
RCC_ETHMACTX
RCC_ETHMACRX
RCC_ETHMACPTP
RCC_OTGHS
RCC_OTGHSULPI
RCC_DCMI
RCC_CRYP
RCC_HASH
RCC_RNG
RCC_OTGFS
RCC_QSPI
RCC_FMC
RCC_TIM2
RCC_TIM3
RCC_TIM4
RCC_TIM5
RCC_TIM6
RCC_TIM7
RCC_TIM12
RCC_TIM13
RCC_TIM14
RCC_LPTIM1
RCC_WWDG
RCC_SPI2
RCC_SPI3
RCC_SPDIFRX
RCC_USART2
RCC_USART3
RCC_UART4
RCC_UART5
RCC_I2C1
RCC_I2C2
RCC_I2C3
RCC_I2C4
RCC_CAN1
RCC_CAN2
RCC_CEC
RCC_PWR
RCC_DAC
RCC_UART7
RCC_UART8
RCC_TIM1
RCC_TIM8
RCC_USART1
RCC_USART6
RCC_ADC1
RCC_ADC2
RCC_ADC3
RCC_SDMMC1
RCC_SPI1
RCC_SPI4
RCC_SYSCFG
RCC_TIM9
RCC_TIM10
RCC_TIM11
RCC_SPI5
RCC_SPI6
RCC_SAI1EN
RCC_SAI2EN
RCC_LTDC
RCC_RTC
SCC_GPIOA
SCC_GPIOB
SCC_GPIOC
SCC_GPIOD
SCC_GPIOE
SCC_GPIOF
SCC_GPIOG
SCC_GPIOH
SCC_GPIOI
SCC_GPIOJ
SCC_GPIOK
SCC_CRC
SCC_AXI
SCC_FLTIF
SCC_SRAM1
SCC_SRAM2
SCC_BKPSRAM
SCC_DTCM
SCC_DMA1
SCC_DMA2
SCC_DMA2D
SCC_ETHMAC
SCC_ETHMACTX
SCC_ETHMACRX
SCC_ETHMACPTP
SCC_OTGHS
SCC_OTGHSULPI
SCC_DCMI
SCC_CRYP
SCC_HASH
SCC_RNG
SCC_OTGFS
SCC_QSPI
SCC_FMC
SCC_TIM2
SCC_TIM3
SCC_TIM4
SCC_TIM5
SCC_TIM6
SCC_TIM7
SCC_TIM12
SCC_TIM13
SCC_TIM14
SCC_LPTIM1
SCC_WWDG
SCC_SPI2
SCC_SPI3
SCC_SPDIFRX
SCC_USART2
SCC_USART3
SCC_UART4
SCC_UART5
SCC_I2C1
SCC_I2C2
SCC_I2C3
SCC_I2C4
SCC_CAN1
SCC_CAN2
SCC_CEC
SCC_PWR
SCC_DAC
SCC_UART7
SCC_UART8
SCC_TIM1
SCC_TIM8
SCC_USART1
SCC_USART6
SCC_ADC1
SCC_ADC2
SCC_ADC3
SCC_SDMMC1
SCC_SPI1
SCC_SPI4
SCC_SYSCFG
SCC_TIM9
SCC_TIM10
SCC_TIM11
SCC_SPI5
SCC_SPI6
SCC_SAI1
SCC_SAI2
SCC_LTDC

Definition at line 699 of file f7/rcc.h.

◆ rcc_periph_rst

enum rcc_periph_rst

Enumerator
RST_GPIOA
RST_GPIOB
RST_GPIOC
RST_GPIOD
RST_GPIOE
RST_GPIOF
RST_GPIOG
RST_GPIOH
RST_GPIOI
RST_GPIOJ
RST_GPIOK
RST_CRC
RST_DMA1
RST_DMA2
RST_DMA2D
RST_ETHMAC
RST_OTGHS
RST_DCMI
RST_CRYP
RST_HASH
RST_RNG
RST_OTGFS
RST_QSPI
RST_FMC
RST_TIM2
RST_TIM3
RST_TIM4
RST_TIM5
RST_TIM6
RST_TIM7
RST_TIM12
RST_TIM13
RST_TIM14
RST_LPTIM1
RST_WWDG
RST_SPI2
RST_SPI3
RST_SPDIFRX
RST_UART2
RST_UART3
RST_UART4
RST_UART5
RST_I2C1
RST_I2C2
RST_I2C3
RST_I2C4
RST_CAN1
RST_CAN2
RST_CEC
RST_PWR
RST_DAC
RST_UART7
RST_UART8
RST_TIM1
RST_TIM8
RST_USART1
RST_USART6
RST_ADC
RST_SDMMC1
RST_SPI1
RST_SPI4
RST_SYSCFG
RST_TIM9
RST_TIM10
RST_TIM11
RST_SPI5
RST_SPI6
RST_SAI1RST
RST_SAI2RST
RST_LTDC

Definition at line 885 of file f7/rcc.h.

Function Documentation

◆ rcc_clock_setup_hse()

void rcc_clock_setup_hse	(	const struct rcc_clock_scale *	clock,
		uint32_t	hse_mhz
	)

Definition at line 376 of file rcc.c.

References rcc_clock_scale::ahb_frequency, rcc_clock_scale::apb1_frequency, rcc_clock_scale::apb2_frequency, flash_art_enable(), flash_prefetch_enable(), flash_set_ws(), rcc_clock_scale::flash_waitstates, rcc_clock_scale::hpre, rcc_clock_scale::overdrive, rcc_clock_scale::plln, rcc_clock_scale::pllp, rcc_clock_scale::pllq, rcc_clock_scale::ppre1, rcc_clock_scale::ppre2, pwr_enable_overdrive(), pwr_set_vos_scale(), rcc_ahb_frequency, rcc_apb1_frequency, rcc_apb2_frequency, RCC_CFGR_SW_HSI, RCC_CFGR_SW_PLL, RCC_HSE, RCC_HSI, rcc_osc_off(), rcc_osc_on(), rcc_periph_clock_enable(), RCC_PLL, RCC_PWR, rcc_set_hpre(), rcc_set_main_pll_hse(), rcc_set_ppre1(), rcc_set_ppre2(), rcc_set_sysclk_source(), rcc_wait_for_osc_ready(), rcc_wait_for_sysclk_status(), and rcc_clock_scale::vos_scale.

Here is the call graph for this function:

◆ rcc_clock_setup_hsi()

void rcc_clock_setup_hsi ( const struct rcc_clock_scale * clock )

Definition at line 437 of file rcc.c.

References rcc_clock_scale::ahb_frequency, rcc_clock_scale::apb1_frequency, rcc_clock_scale::apb2_frequency, flash_art_enable(), flash_prefetch_enable(), flash_set_ws(), rcc_clock_scale::flash_waitstates, rcc_clock_scale::hpre, rcc_clock_scale::overdrive, rcc_clock_scale::plln, rcc_clock_scale::pllp, rcc_clock_scale::pllq, rcc_clock_scale::ppre1, rcc_clock_scale::ppre2, pwr_enable_overdrive(), pwr_set_vos_scale(), rcc_ahb_frequency, rcc_apb1_frequency, rcc_apb2_frequency, RCC_CFGR_SW_HSI, RCC_CFGR_SW_PLL, RCC_HSI, rcc_osc_on(), rcc_periph_clock_enable(), RCC_PLL, RCC_PWR, rcc_set_hpre(), rcc_set_main_pll_hsi(), rcc_set_ppre1(), rcc_set_ppre2(), rcc_set_sysclk_source(), rcc_wait_for_osc_ready(), rcc_wait_for_sysclk_status(), and rcc_clock_scale::vos_scale.

Here is the call graph for this function:

◆ rcc_css_disable()

void rcc_css_disable ( void )

Definition at line 292 of file rcc.c.

References RCC_CR.

◆ rcc_css_enable()

void rcc_css_enable ( void )

Definition at line 287 of file rcc.c.

References RCC_CR, and RCC_CR_CSSON.

◆ rcc_css_int_clear()

void rcc_css_int_clear ( void )

Definition at line 196 of file rcc.c.

References RCC_CIR, and RCC_CIR_CSSC.

◆ rcc_css_int_flag()

int rcc_css_int_flag ( void )

Definition at line 201 of file rcc.c.

References RCC_CIR, and RCC_CIR_CSSF.

◆ rcc_get_div_from_hpre()

uint16_t rcc_get_div_from_hpre ( uint8_t div_val )

This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.

Parameters

div_val Masked and shifted divider value from register (e.g. RCC_CFGR)

Definition at line 260 of file rcc_common_all.c.

Referenced by rcc_usart_i2c_clksel_freq().

Here is the caller graph for this function:

◆ rcc_get_i2c_clk_freq()

uint32_t rcc_get_i2c_clk_freq ( uint32_t i2c )

Get the peripheral clock speed for the I2C device at base specified.

Parameters

i2c	Base address of I2C to get clock frequency for.

Definition at line 552 of file rcc.c.

References I2C1_BASE, I2C2_BASE, I2C3_BASE, rcc_apb1_frequency, RCC_DCKCFGR2_I2C1SEL_SHIFT, RCC_DCKCFGR2_I2C2SEL_SHIFT, RCC_DCKCFGR2_I2C3SEL_SHIFT, RCC_DCKCFGR2_I2C4SEL_SHIFT, and rcc_usart_i2c_clksel_freq().

Here is the call graph for this function:

◆ rcc_get_spi_clk_freq()

uint32_t rcc_get_spi_clk_freq ( uint32_t spi )

Get the peripheral clock speed for the SPI device at base specified.

Parameters

spi	Base address of SPI device to get clock frequency for (e.g. SPI1_BASE).

Definition at line 569 of file rcc.c.

References rcc_apb1_frequency, rcc_apb2_frequency, SPI2_BASE, and SPI3_BASE.

◆ rcc_get_timer_clk_freq()

uint32_t rcc_get_timer_clk_freq ( uint32_t timer )

Get the peripheral clock speed for the Timer at base specified.

Parameters

timer Base address of TIM to get clock frequency for.

Definition at line 534 of file rcc.c.

References rcc_clock_scale::ppre1, rcc_clock_scale::ppre2, rcc_apb1_frequency, rcc_apb2_frequency, RCC_CFGR, RCC_CFGR_PPRE1_MASK, RCC_CFGR_PPRE1_SHIFT, RCC_CFGR_PPRE2_MASK, RCC_CFGR_PPRE2_SHIFT, RCC_CFGR_PPRE_DIV_NONE, TIM14_BASE, and TIM2_BASE.

◆ rcc_get_usart_clk_freq()

uint32_t rcc_get_usart_clk_freq ( uint32_t usart )

Get the peripheral clock speed for the USART at base specified.

Parameters

usart Base address of USART to get clock frequency for.

Definition at line 508 of file rcc.c.

References rcc_apb1_frequency, rcc_apb2_frequency, RCC_DCKCFGR2_UART1SEL_SHIFT, RCC_DCKCFGR2_UART2SEL_SHIFT, RCC_DCKCFGR2_UART3SEL_SHIFT, RCC_DCKCFGR2_UART4SEL_SHIFT, RCC_DCKCFGR2_UART5SEL_SHIFT, RCC_DCKCFGR2_UART7SEL_SHIFT, RCC_DCKCFGR2_UART8SEL_SHIFT, RCC_DCKCFGR2_USART6SEL_SHIFT, rcc_usart_i2c_clksel_freq(), UART4_BASE, UART5_BASE, UART7_BASE, USART1_BASE, USART2_BASE, USART3_BASE, and USART6_BASE.

Referenced by usart_set_baudrate().

Here is the call graph for this function:

Here is the caller graph for this function:

◆ rcc_is_osc_ready()

bool rcc_is_osc_ready ( enum rcc_osc osc )

Is the given oscillator ready?

Parameters

osc	Oscillator ID

Returns: true if the hardware indicates the oscillator is ready.

◆ rcc_osc_bypass_disable()

void rcc_osc_bypass_disable ( enum rcc_osc osc )

RCC Disable Bypass.

Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see rcc_osc_off) for this to have effect.

Note: The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect) or the backup domain has been reset (see rcc_backupdomain_reset).

Parameters

[in] osc Oscillator ID. Only HSE and LSE have effect.

Definition at line 238 of file rcc_common_all.c.

References RCC_BDCR, RCC_CR, RCC_CSR, RCC_HSE, and RCC_LSE.

◆ rcc_osc_bypass_enable()

void rcc_osc_bypass_enable ( enum rcc_osc osc )

RCC Enable Bypass.

Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see rcc_osc_on) and the internal clock must be disabled (see rcc_osc_off) for this to have effect.

Note: The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect).

Parameters

[in] osc Oscillator ID. Only HSE and LSE have effect.

Definition at line 208 of file rcc_common_all.c.

References RCC_BDCR, RCC_BDCR_LSEBYP, RCC_CR, RCC_CR_HSEBYP, RCC_CSR, RCC_HSE, and RCC_LSE.

◆ rcc_osc_off()

void rcc_osc_off ( enum rcc_osc osc )

Definition at line 266 of file rcc.c.

References RCC_BDCR, RCC_CR, RCC_CSR, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSI, and RCC_PLL.

Referenced by rcc_clock_setup_hse().

Here is the caller graph for this function:

◆ rcc_osc_on()

void rcc_osc_on ( enum rcc_osc osc )

Definition at line 245 of file rcc.c.

References RCC_BDCR, RCC_BDCR_LSEON, RCC_CR, RCC_CR_HSEON, RCC_CR_HSION, RCC_CR_PLLON, RCC_CSR, RCC_CSR_LSION, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSI, and RCC_PLL.

Referenced by rcc_clock_setup_hse(), and rcc_clock_setup_hsi().

Here is the caller graph for this function:

◆ rcc_osc_ready_int_clear()

void rcc_osc_ready_int_clear ( enum rcc_osc osc )

Definition at line 110 of file rcc.c.

References RCC_CIR, RCC_CIR_HSERDYC, RCC_CIR_HSIRDYC, RCC_CIR_LSERDYC, RCC_CIR_LSIRDYC, RCC_CIR_PLLRDYC, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSI, and RCC_PLL.

◆ rcc_osc_ready_int_disable()

void rcc_osc_ready_int_disable ( enum rcc_osc osc )

Definition at line 152 of file rcc.c.

References RCC_CIR, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSI, and RCC_PLL.

◆ rcc_osc_ready_int_enable()

void rcc_osc_ready_int_enable ( enum rcc_osc osc )

Definition at line 131 of file rcc.c.

References RCC_CIR, RCC_CIR_HSERDYIE, RCC_CIR_HSIRDYIE, RCC_CIR_LSERDYIE, RCC_CIR_LSIRDYIE, RCC_CIR_PLLRDYIE, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSI, and RCC_PLL.

◆ rcc_osc_ready_int_flag()

int rcc_osc_ready_int_flag ( enum rcc_osc osc )

Definition at line 173 of file rcc.c.

References cm3_assert_not_reached, RCC_CIR, RCC_CIR_HSERDYF, RCC_CIR_HSIRDYF, RCC_CIR_LSERDYF, RCC_CIR_LSIRDYF, RCC_CIR_PLLRDYF, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSI, and RCC_PLL.

◆ rcc_periph_clock_disable()

void rcc_periph_clock_disable ( enum rcc_periph_clken clken )

Disable Peripheral Clock in running mode.

Disable the clock on particular peripheral.

Parameters

[in] clken rcc_periph_clken Peripheral RCC

For available constants, see rcc_periph_clken (RCC_UART1 for example)

Definition at line 139 of file rcc_common_all.c.

References _RCC_REG.

◆ rcc_periph_clock_enable()

void rcc_periph_clock_enable ( enum rcc_periph_clken clken )

Enable Peripheral Clock in running mode.

Enable the clock on particular peripheral.

Parameters

[in] clken rcc_periph_clken Peripheral RCC

For available constants, see rcc_periph_clken (RCC_UART1 for example)

Definition at line 127 of file rcc_common_all.c.

References _RCC_BIT, and _RCC_REG.

Referenced by rcc_clock_setup_hse(), rcc_clock_setup_hsi(), stm32f107_usbd_init(), and stm32f207_usbd_init().

Here is the caller graph for this function:

◆ rcc_periph_reset_hold()

void rcc_periph_reset_hold ( enum rcc_periph_rst rst )

Reset Peripheral, hold.

Reset particular peripheral, and hold in reset state.

Parameters

[in] rst rcc_periph_rst Peripheral reset

For available constants, see rcc_periph_rst (RST_UART1 for example)

Definition at line 166 of file rcc_common_all.c.

References _RCC_BIT, and _RCC_REG.

◆ rcc_periph_reset_pulse()

void rcc_periph_reset_pulse ( enum rcc_periph_rst rst )

Reset Peripheral, pulsed.

Reset particular peripheral, and restore to working state.

Parameters

[in] rst rcc_periph_rst Peripheral reset

For available constants, see rcc_periph_rst (RST_UART1 for example)

Definition at line 152 of file rcc_common_all.c.

References _RCC_BIT, and _RCC_REG.

Referenced by can_reset().

Here is the caller graph for this function:

◆ rcc_periph_reset_release()

void rcc_periph_reset_release ( enum rcc_periph_rst rst )

Reset Peripheral, release.

Restore peripheral from reset state to working state.

Parameters

[in] rst rcc_periph_rst Peripheral reset

For available constants, see rcc_periph_rst (RST_UART1 for example)

Definition at line 179 of file rcc_common_all.c.

References _RCC_REG.

◆ rcc_peripheral_clear_reset()

void rcc_peripheral_clear_reset	(	volatile uint32_t *	reg,
		uint32_t	clear_reset
	)

RCC Remove Reset on Peripherals.

Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously only if they are controlled by the same register.

See also: rcc_periph_reset_release for a less error prone version, if you only need to unreset a single peripheral.; rcc_periph_reset_pulse if you are only going to toggle reset anyway.

Parameters

[in]	*reg	Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)
[in]	clear_reset	Unsigned int32. Logical OR of all resets to be removed: If register is RCC_AHBRSTR, from RCC_AHBxRSTR reset values (full set) If register is RCC_APB1RSTR, from RCC_APB1RSTR reset values If register is RCC_APB2RSTR, from RCC_APB2RSTR reset values

Definition at line 111 of file rcc_common_all.c.

◆ rcc_peripheral_disable_clock()

void rcc_peripheral_disable_clock	(	volatile uint32_t *	reg,
		uint32_t	en
	)

RCC Disable Peripheral Clocks.

Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously only if they are controlled by the same register.

See also: rcc_periph_clock_disable for a less error prone version, if you only need to disable a single peripheral.

Parameters

[in]	*reg	Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)
[in]	en	Unsigned int32. Logical OR of all enables to be used for disabling. If register is RCC_AHBENR, from RCC_AHBxENR enable values (full set) If register is RCC_APB1ENR, from RCC_APB1ENR enable values If register is RCC_APB2ENR, from RCC_APB2ENR enable values

Definition at line 66 of file rcc_common_all.c.

◆ rcc_peripheral_enable_clock()

void rcc_peripheral_enable_clock	(	volatile uint32_t *	reg,
		uint32_t	en
	)

RCC Enable Peripheral Clocks.

Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously only if they are controlled by the same register.

See also: rcc_periph_clock_enable for a less error prone version, if you only need to enable a single peripheral.

Parameters

[in]	*reg	Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)
[in]	en	Unsigned int32. Logical OR of all enables to be set If register is RCC_AHBENR, from RCC_AHBxENR enable values (full set) If register is RCC_APB1ENR, from RCC_APB1ENR enable values If register is RCC_APB2ENR, from RCC_APB2ENR enable values

Definition at line 44 of file rcc_common_all.c.

◆ rcc_peripheral_reset()

void rcc_peripheral_reset	(	volatile uint32_t *	reg,
		uint32_t	reset
	)

RCC Reset Peripherals.

Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously only if they are controlled by the same register.

See also: rcc_periph_reset_hold for a less error prone version, if you only need to reset a single peripheral.; rcc_periph_reset_pulse if you are only going to toggle reset anyway.

Parameters

[in]	*reg	Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)
[in]	reset	Unsigned int32. Logical OR of all resets. If register is RCC_AHBRSTR, from RCC_AHBxRSTR reset values (full set) If register is RCC_APB1RSTR, from RCC_APB1RSTR reset values If register is RCC_APB2RSTR, from RCC_APB2RSTR reset values