Clock control and status register values.
More...
Clock control and status register values.
◆ RCC_CSR_BORRSTF
#define RCC_CSR_BORRSTF (1 << 25) |
◆ RCC_CSR_IWDGRSTF
#define RCC_CSR_IWDGRSTF (1 << 29) |
◆ RCC_CSR_LPWRRSTF
#define RCC_CSR_LPWRRSTF (1 << 31) |
◆ RCC_CSR_LSION
#define RCC_CSR_LSION (1 << 0) |
◆ RCC_CSR_LSIRDY
#define RCC_CSR_LSIRDY (1 << 1) |
◆ RCC_CSR_PINRSTF
#define RCC_CSR_PINRSTF (1 << 26) |
◆ RCC_CSR_PORRSTF
#define RCC_CSR_PORRSTF (1 << 27) |
◆ RCC_CSR_RESET_FLAGS
#define RCC_CSR_RESET_FLAGS |
◆ RCC_CSR_RMVF
#define RCC_CSR_RMVF (1 << 24) |
◆ RCC_CSR_SFTRSTF
#define RCC_CSR_SFTRSTF (1 << 28) |
◆ RCC_CSR_WWDGRSTF
#define RCC_CSR_WWDGRSTF (1 << 30) |