Defined Constants and Types for the STM32G0xx PWR Control
More...
|
| PWR Registers |
|
| VOS |
| Voltage scaling range selection.
|
|
| LPMS |
| Low-power mode selection.
|
|
| PVDRT |
| Power voltage detector rising threshold selection.
|
|
| PVDFT |
| Power voltage detector falling threshold selection.
|
|
Defined Constants and Types for the STM32G0xx PWR Control
- Version
- 1.0.0
LGPL License Terms libopencm3 License
◆ PWR_CR1_DBP
#define PWR_CR1_DBP (1 << 8) |
◆ PWR_CR1_FPD_LPRUN
#define PWR_CR1_FPD_LPRUN (1 << 4) |
◆ PWR_CR1_FPD_LPSLP
#define PWR_CR1_FPD_LPSLP (1 << 5) |
◆ PWR_CR1_FPD_STOP
#define PWR_CR1_FPD_STOP (1 << 3) |
◆ PWR_CR1_LPMS_MASK
#define PWR_CR1_LPMS_MASK 0x07 |
◆ PWR_CR1_LPMS_SHIFT
#define PWR_CR1_LPMS_SHIFT 0 |
◆ PWR_CR1_LPR
#define PWR_CR1_LPR (1 << 14) |
◆ PWR_CR1_VOS_MASK
#define PWR_CR1_VOS_MASK 0x3 |
◆ PWR_CR1_VOS_SHIFT
#define PWR_CR1_VOS_SHIFT 9 |
◆ PWR_CR2_PVDE
#define PWR_CR2_PVDE (1 << 0) |
◆ PWR_CR2_PVDFT_MASK
#define PWR_CR2_PVDFT_MASK 0x07 |
◆ PWR_CR2_PVDFT_SHIFT
#define PWR_CR2_PVDFT_SHIFT 1 |
◆ PWR_CR2_PVDRT_MASK
#define PWR_CR2_PVDRT_MASK 0x07 |
◆ PWR_CR2_PVDRT_SHIFT
#define PWR_CR2_PVDRT_SHIFT 4 |
◆ PWR_CR3_APC
#define PWR_CR3_APC (1 << 10) |
◆ PWR_CR3_EIWUL
#define PWR_CR3_EIWUL (1 << 15) |
◆ PWR_CR3_EWUP1
#define PWR_CR3_EWUP1 (1 << 0) |
◆ PWR_CR3_EWUP2
#define PWR_CR3_EWUP2 (1 << 1) |
◆ PWR_CR3_EWUP4
#define PWR_CR3_EWUP4 (1 << 3) |
◆ PWR_CR3_EWUP5
#define PWR_CR3_EWUP5 (1 << 4) |
◆ PWR_CR3_EWUP6
#define PWR_CR3_EWUP6 (1 << 5) |
◆ PWR_CR3_RRS
#define PWR_CR3_RRS (1 << 8) |
◆ PWR_CR3_ULPEN
#define PWR_CR3_ULPEN (1 << 9) |
◆ PWR_CR4_VBE
#define PWR_CR4_VBE (1 << 8) |
◆ PWR_CR4_VBRS
#define PWR_CR4_VBRS (1 << 9) |
◆ PWR_CR4_WP1
#define PWR_CR4_WP1 (1 << 0) |
◆ PWR_CR4_WP2
#define PWR_CR4_WP2 (1 << 1) |
◆ PWR_CR4_WP4
#define PWR_CR4_WP4 (1 << 3) |
◆ PWR_CR4_WP5
#define PWR_CR4_WP5 (1 << 4) |
◆ PWR_CR4_WP6
#define PWR_CR4_WP6 (1 << 5) |
◆ PWR_SCR_CSBF
#define PWR_SCR_CSBF (1 << 8) |
◆ PWR_SCR_CWUF1
#define PWR_SCR_CWUF1 (1 << 0) |
◆ PWR_SCR_CWUF2
#define PWR_SCR_CWUF2 (1 << 1) |
◆ PWR_SCR_CWUF4
#define PWR_SCR_CWUF4 (1 << 3) |
◆ PWR_SCR_CWUF5
#define PWR_SCR_CWUF5 (1 << 4) |
◆ PWR_SCR_CWUF6
#define PWR_SCR_CWUF6 (1 << 5) |
◆ PWR_SR1_SBF
#define PWR_SR1_SBF (1 << 8) |
◆ PWR_SR1_WUF1
#define PWR_SR1_WUF1 (1 << 0) |
◆ PWR_SR1_WUF2
#define PWR_SR1_WUF2 (1 << 1) |
◆ PWR_SR1_WUF4
#define PWR_SR1_WUF4 (1 << 3) |
◆ PWR_SR1_WUF5
#define PWR_SR1_WUF5 (1 << 4) |
◆ PWR_SR1_WUF6
#define PWR_SR1_WUF6 (1 << 5) |
◆ PWR_SR1_WUFI
#define PWR_SR1_WUFI (1 << 15) |
◆ PWR_SR2_FLASHRDY
#define PWR_SR2_FLASHRDY (1 << 8) |
◆ PWR_SR2_PVDO
#define PWR_SR2_PVDO (1 << 11) |
◆ PWR_SR2_REGLPF
#define PWR_SR2_REGLPF (1 << 9) |
◆ PWR_SR2_REGLPS
#define PWR_SR2_REGLPS (1 << 8) |
◆ PWR_SR2_VOSF
#define PWR_SR2_VOSF (1 << 10) |
◆ pwr_vos_scale
Enumerator |
---|
PWR_SCALE1 | |
PWR_SCALE2 | |
Definition at line 181 of file g0/pwr.h.
◆ pwr_disable_backup_domain_write_protect()
void pwr_disable_backup_domain_write_protect |
( |
void |
| ) |
|
◆ pwr_disable_power_voltage_detect()
void pwr_disable_power_voltage_detect |
( |
void |
| ) |
|
Disable Power Voltage Detector.
Definition at line 93 of file pwr.c.
References PWR_CR2.
◆ pwr_enable_backup_domain_write_protect()
void pwr_enable_backup_domain_write_protect |
( |
void |
| ) |
|
Enable RTC domain write protect.
Definition at line 57 of file pwr.c.
References PWR_CR1.
◆ pwr_enable_power_voltage_detect()
void pwr_enable_power_voltage_detect |
( |
uint32_t |
pvdr_level, |
|
|
uint32_t |
pvdf_level |
|
) |
| |
◆ pwr_set_low_power_mode_selection()
void pwr_set_low_power_mode_selection |
( |
uint32_t |
lpms | ) |
|
◆ pwr_set_vos_scale()