libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
rcc.h File Reference
Include dependency graph for rcc.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define RCC_RIS   MMIO32(0x400FE050)
 
#define RCC_CR   MMIO32(0x400FE060)
 
#define RCC2_CR   MMIO32(0x400FE070)
 
#define RCC_SYSDIV_MASK   (0x0F << 23)
 
#define RCC_SYSDIV_12_5MHZ   (0x0F << 23)
 
#define RCC_SYSDIV_50MHZ   (0x03 << 23)
 
#define RCC_USESYSDIV   (1 << 22)
 
#define RCC_USEPWMDIV   (1 << 20)
 
#define RCC_PWMDIV_MASK   (0x07 << 17)
 
#define RCC_PWMDIV_64   (0x07 << 17)
 
#define RCC_OFF   (1 << 13)
 
#define RCC_BYPASS   (1 << 11)
 
#define RCC_XTAL_MASK   (0x0F << 6)
 
#define RCC_XTAL_6MHZ_RESET   (0x0B << 6)
 
#define RCC_XTAL_8MHZ_400MHZ   (0x0D << 6)
 
#define RCC_OSCRC_MASK   (0x03 << 4)
 
#define RCC_OSCRC_MOSC   (0x00 << 4)
 
#define RCC_OSCRC_IOSC   (0x01 << 4)
 
#define RCC_OSCRC_IOSC_Q   (0x02 << 4)
 
#define RCC_OSCRC_30KHZ   (0x03 << 4)
 
#define RCC_IOSCDIS   (1 << 1)
 
#define RCC_MOSCDIS   (1 << 0)
 
#define RCC2_USERRCC2   (1 << 31)
 
#define RCC2_SYSDIV2_MASK   0x7f
 
#define RCC2_SYSDIV2_SHIFT   23
 
#define RCC2_OFF   (1 << 13)
 
#define RCC2_BYPASS   (1 << 11)
 
#define RIS_PLLLRIS   (1 << 6)
 
#define RCC_RESET_VALUE   (0x078E3AD1)
 
#define RCC2_RESET_VALUE   (0x07802810)
 

Functions

int rcc_clock_setup_in_xtal_8mhz_out_50mhz (void)
 

Macro Definition Documentation

◆ RCC2_BYPASS

#define RCC2_BYPASS   (1 << 11)

Definition at line 81 of file rcc.h.

◆ RCC2_CR

#define RCC2_CR   MMIO32(0x400FE070)

Definition at line 44 of file rcc.h.

◆ RCC2_OFF

#define RCC2_OFF   (1 << 13)

Definition at line 80 of file rcc.h.

◆ RCC2_RESET_VALUE

#define RCC2_RESET_VALUE   (0x07802810)

Definition at line 99 of file rcc.h.

◆ RCC2_SYSDIV2_MASK

#define RCC2_SYSDIV2_MASK   0x7f

Definition at line 77 of file rcc.h.

◆ RCC2_SYSDIV2_SHIFT

#define RCC2_SYSDIV2_SHIFT   23

Definition at line 78 of file rcc.h.

◆ RCC2_USERRCC2

#define RCC2_USERRCC2   (1 << 31)

Definition at line 76 of file rcc.h.

◆ RCC_BYPASS

#define RCC_BYPASS   (1 << 11)

Definition at line 58 of file rcc.h.

◆ RCC_CR

#define RCC_CR   MMIO32(0x400FE060)

Definition at line 43 of file rcc.h.

◆ RCC_IOSCDIS

#define RCC_IOSCDIS   (1 << 1)

Definition at line 72 of file rcc.h.

◆ RCC_MOSCDIS

#define RCC_MOSCDIS   (1 << 0)

Definition at line 73 of file rcc.h.

◆ RCC_OFF

#define RCC_OFF   (1 << 13)

Definition at line 57 of file rcc.h.

◆ RCC_OSCRC_30KHZ

#define RCC_OSCRC_30KHZ   (0x03 << 4)

Definition at line 70 of file rcc.h.

◆ RCC_OSCRC_IOSC

#define RCC_OSCRC_IOSC   (0x01 << 4)

Definition at line 68 of file rcc.h.

◆ RCC_OSCRC_IOSC_Q

#define RCC_OSCRC_IOSC_Q   (0x02 << 4)

Definition at line 69 of file rcc.h.

◆ RCC_OSCRC_MASK

#define RCC_OSCRC_MASK   (0x03 << 4)

Definition at line 66 of file rcc.h.

◆ RCC_OSCRC_MOSC

#define RCC_OSCRC_MOSC   (0x00 << 4)

Definition at line 67 of file rcc.h.

◆ RCC_PWMDIV_64

#define RCC_PWMDIV_64   (0x07 << 17)

Definition at line 55 of file rcc.h.

◆ RCC_PWMDIV_MASK

#define RCC_PWMDIV_MASK   (0x07 << 17)

Definition at line 54 of file rcc.h.

◆ RCC_RESET_VALUE

#define RCC_RESET_VALUE   (0x078E3AD1)

Definition at line 94 of file rcc.h.

◆ RCC_RIS

#define RCC_RIS   MMIO32(0x400FE050)

Definition at line 42 of file rcc.h.

◆ RCC_SYSDIV_12_5MHZ

#define RCC_SYSDIV_12_5MHZ   (0x0F << 23)

Definition at line 48 of file rcc.h.

◆ RCC_SYSDIV_50MHZ

#define RCC_SYSDIV_50MHZ   (0x03 << 23)

Definition at line 49 of file rcc.h.

◆ RCC_SYSDIV_MASK

#define RCC_SYSDIV_MASK   (0x0F << 23)

Definition at line 47 of file rcc.h.

◆ RCC_USEPWMDIV

#define RCC_USEPWMDIV   (1 << 20)

Definition at line 52 of file rcc.h.

◆ RCC_USESYSDIV

#define RCC_USESYSDIV   (1 << 22)

Definition at line 51 of file rcc.h.

◆ RCC_XTAL_6MHZ_RESET

#define RCC_XTAL_6MHZ_RESET   (0x0B << 6)

Definition at line 62 of file rcc.h.

◆ RCC_XTAL_8MHZ_400MHZ

#define RCC_XTAL_8MHZ_400MHZ   (0x0D << 6)

Definition at line 63 of file rcc.h.

◆ RCC_XTAL_MASK

#define RCC_XTAL_MASK   (0x0F << 6)

Definition at line 60 of file rcc.h.

◆ RIS_PLLLRIS

#define RIS_PLLLRIS   (1 << 6)

Definition at line 84 of file rcc.h.

Function Documentation

◆ rcc_clock_setup_in_xtal_8mhz_out_50mhz()

int rcc_clock_setup_in_xtal_8mhz_out_50mhz ( void  )