libopencm3
A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.
stm32/f1/memorymap.h
Go to the documentation of this file.
1
/*
2
* This file is part of the libopencm3 project.
3
*
4
* Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
5
*
6
* This library is free software: you can redistribute it and/or modify
7
* it under the terms of the GNU Lesser General Public License as published by
8
* the Free Software Foundation, either version 3 of the License, or
9
* (at your option) any later version.
10
*
11
* This library is distributed in the hope that it will be useful,
12
* but WITHOUT ANY WARRANTY; without even the implied warranty of
13
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14
* GNU Lesser General Public License for more details.
15
*
16
* You should have received a copy of the GNU Lesser General Public License
17
* along with this library. If not, see <http://www.gnu.org/licenses/>.
18
*/
19
20
#ifndef LIBOPENCM3_MEMORYMAP_H
21
#define LIBOPENCM3_MEMORYMAP_H
22
23
#include <
libopencm3/cm3/memorymap.h
>
24
25
/* --- STM32 specific peripheral definitions ------------------------------- */
26
27
/* Memory map for all buses */
28
#define FLASH_BASE (0x08000000U)
29
#define PERIPH_BASE (0x40000000U)
30
#define INFO_BASE (0x1ffff000U)
31
#define PERIPH_BASE_APB1 (PERIPH_BASE + 0x00000)
32
#define PERIPH_BASE_APB2 (PERIPH_BASE + 0x10000)
33
#define PERIPH_BASE_AHB (PERIPH_BASE + 0x18000)
34
35
/* Register boundary addresses */
36
37
/* APB1 */
38
#define TIM2_BASE (PERIPH_BASE_APB1 + 0x0000)
39
#define TIM3_BASE (PERIPH_BASE_APB1 + 0x0400)
40
#define TIM4_BASE (PERIPH_BASE_APB1 + 0x0800)
41
#define TIM5_BASE (PERIPH_BASE_APB1 + 0x0c00)
42
#define TIM6_BASE (PERIPH_BASE_APB1 + 0x1000)
43
#define TIM7_BASE (PERIPH_BASE_APB1 + 0x1400)
44
#define TIM12_BASE (PERIPH_BASE_APB1 + 0x1800)
45
#define TIM13_BASE (PERIPH_BASE_APB1 + 0x1c00)
46
#define TIM14_BASE (PERIPH_BASE_APB1 + 0x2000)
47
/* PERIPH_BASE_APB1 + 0x2400 (0x4000 2400 - 0x4000 27FF): Reserved */
48
#define RTC_BASE (PERIPH_BASE_APB1 + 0x2800)
49
#define WWDG_BASE (PERIPH_BASE_APB1 + 0x2c00)
50
#define IWDG_BASE (PERIPH_BASE_APB1 + 0x3000)
51
/* PERIPH_BASE_APB1 + 0x3400 (0x4000 3400 - 0x4000 37FF): Reserved */
52
#define SPI2_BASE (PERIPH_BASE_APB1 + 0x3800)
53
#define SPI3_BASE (PERIPH_BASE_APB1 + 0x3c00)
54
/* PERIPH_BASE_APB1 + 0x4000 (0x4000 4000 - 0x4000 3FFF): Reserved */
55
#define USART2_BASE (PERIPH_BASE_APB1 + 0x4400)
56
#define USART3_BASE (PERIPH_BASE_APB1 + 0x4800)
57
#define UART4_BASE (PERIPH_BASE_APB1 + 0x4c00)
58
#define UART5_BASE (PERIPH_BASE_APB1 + 0x5000)
59
#define I2C1_BASE (PERIPH_BASE_APB1 + 0x5400)
60
#define I2C2_BASE (PERIPH_BASE_APB1 + 0x5800)
61
#define USB_DEV_FS_BASE (PERIPH_BASE_APB1 + 0x5c00)
62
#define USB_PMA_BASE (PERIPH_BASE_APB1 + 0x6000)
63
#define USB_CAN_SRAM_BASE (PERIPH_BASE_APB1 + 0x6000)
64
#define BX_CAN1_BASE (PERIPH_BASE_APB1 + 0x6400)
65
#define BX_CAN2_BASE (PERIPH_BASE_APB1 + 0x6800)
66
/* PERIPH_BASE_APB1 + 0x6800 (0x4000 6800 - 0x4000 6BFF): Reserved? Typo? */
67
#define BACKUP_REGS_BASE (PERIPH_BASE_APB1 + 0x6c00)
68
#define POWER_CONTROL_BASE (PERIPH_BASE_APB1 + 0x7000)
69
#define DAC_BASE (PERIPH_BASE_APB1 + 0x7400)
70
#define CEC_BASE (PERIPH_BASE_APB1 + 0x7800)
71
/* PERIPH_BASE_APB1 + 0x7c00 (0x4000 7c00 - 0x4000 FFFF): Reserved */
72
73
/* APB2 */
74
#define AFIO_BASE (PERIPH_BASE_APB2 + 0x0000)
75
#define EXTI_BASE (PERIPH_BASE_APB2 + 0x0400)
76
#define GPIO_PORT_A_BASE (PERIPH_BASE_APB2 + 0x0800)
77
#define GPIO_PORT_B_BASE (PERIPH_BASE_APB2 + 0x0c00)
78
#define GPIO_PORT_C_BASE (PERIPH_BASE_APB2 + 0x1000)
79
#define GPIO_PORT_D_BASE (PERIPH_BASE_APB2 + 0x1400)
80
#define GPIO_PORT_E_BASE (PERIPH_BASE_APB2 + 0x1800)
81
#define GPIO_PORT_F_BASE (PERIPH_BASE_APB2 + 0x1c00)
82
#define GPIO_PORT_G_BASE (PERIPH_BASE_APB2 + 0x2000)
83
#define ADC1_BASE (PERIPH_BASE_APB2 + 0x2400)
84
#define ADC2_BASE (PERIPH_BASE_APB2 + 0x2800)
85
#define TIM1_BASE (PERIPH_BASE_APB2 + 0x2c00)
86
#define SPI1_BASE (PERIPH_BASE_APB2 + 0x3000)
87
#define TIM8_BASE (PERIPH_BASE_APB2 + 0x3400)
88
#define USART1_BASE (PERIPH_BASE_APB2 + 0x3800)
89
#define ADC3_BASE (PERIPH_BASE_APB2 + 0x3c00)
90
#define TIM15_BASE (PERIPH_BASE_APB2 + 0x4000)
91
#define TIM16_BASE (PERIPH_BASE_APB2 + 0x4400)
92
#define TIM17_BASE (PERIPH_BASE_APB2 + 0x4800)
93
#define TIM9_BASE (PERIPH_BASE_APB2 + 0x4c00)
94
#define TIM10_BASE (PERIPH_BASE_APB2 + 0x5000)
95
#define TIM11_BASE (PERIPH_BASE_APB2 + 0x5400)
96
/* PERIPH_BASE_APB2 + 0x5800 (0x4001 5800 - 0x4001 7FFF): Reserved */
97
98
/* AHB */
99
#define SDIO_BASE (PERIPH_BASE_AHB + 0x00000)
100
/* PERIPH_BASE_AHB + 0x0400 (0x4001 8400 - 0x4001 7FFF): Reserved */
101
#define DMA1_BASE (PERIPH_BASE_AHB + 0x08000)
102
#define DMA2_BASE (PERIPH_BASE_AHB + 0x08400)
103
/* PERIPH_BASE_AHB + 0x8800 (0x4002 0800 - 0x4002 0FFF): Reserved */
104
#define RCC_BASE (PERIPH_BASE_AHB + 0x09000)
105
/* PERIPH_BASE_AHB + 0x9400 (0x4002 1400 - 0x4002 1FFF): Reserved */
106
#define FLASH_MEM_INTERFACE_BASE (PERIPH_BASE_AHB + 0x0a000)
107
#define CRC_BASE (PERIPH_BASE_AHB + 0x0b000)
108
/* PERIPH_BASE_AHB + 0xb400 (0x4002 3400 - 0x4002 7FFF): Reserved */
109
#define ETHERNET_BASE (PERIPH_BASE_AHB + 0x10000)
110
/* PERIPH_BASE_AHB + 0x18000 (0x4003 0000 - 0x4FFF FFFF): Reserved */
111
#define USB_OTG_FS_BASE (PERIPH_BASE_AHB + 0xffe8000)
112
113
/* PPIB */
114
#define DBGMCU_BASE (PPBI_BASE + 0x00042000)
115
116
/* FSMC */
117
#define FSMC_BASE (PERIPH_BASE + 0x60000000)
118
119
/* Device Electronic Signature */
120
#define DESIG_FLASH_SIZE_BASE (INFO_BASE + 0x7e0)
121
#define DESIG_UNIQUE_ID_BASE (INFO_BASE + 0x7e8)
122
/* Ignore the "reserved for future use" half of the first word */
123
#define DESIG_UNIQUE_ID0 MMIO32(DESIG_UNIQUE_ID_BASE)
124
#define DESIG_UNIQUE_ID1 MMIO32(DESIG_UNIQUE_ID_BASE + 4)
125
#define DESIG_UNIQUE_ID2 MMIO32(DESIG_UNIQUE_ID_BASE + 8)
126
127
128
#endif
memorymap.h
include
libopencm3
stm32
f1
memorymap.h
Generated on Tue Mar 7 2023 16:11:23 for libopencm3 by
1.9.4
1.9.4 1.9.4