|
#define | FLASH_OPTR FLASH_OBR |
|
#define | FLASH_WRPROT1 FLASH_WRPR1 |
|
#define | FLASH_WRPROT2 FLASH_WRPR2 |
|
#define | FLASH_ACR_PRE_READ (1 << 6) |
|
#define | FLASH_ACR_DISAB_BUF (1 << 5) |
|
#define | FLASH_PECR_NZDISABLE (1 << 23) |
|
#define | FLASH_SR_RDERR (1 << 13) |
|
#define | FLASH_SR_NOTZEROERR (1 << 16) |
|
#define | FLASH_SR_FWWERR (1 << 17) |
|
#define | FLASH_OPTR_NBOOT1 (1 << 31) |
|
#define | FLASH_HALF_PAGE_SIZE 16 |
|
#define | FLASH_ACR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x00) |
|
#define | FLASH_PECR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x04) |
|
#define | FLASH_PDKEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x08) |
|
#define | FLASH_PEKEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x0C) |
|
#define | FLASH_PRGKEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x10) |
|
#define | FLASH_OPTKEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x14) |
|
#define | FLASH_SR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x18) |
|
#define | FLASH_OBR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x1c) |
|
#define | FLASH_WRPR1 MMIO32(FLASH_MEM_INTERFACE_BASE + 0x20) |
|
#define | FLASH_WRPR2 MMIO32(FLASH_MEM_INTERFACE_BASE + 0x80) |
|
#define | FLASH_ACR_RUNPD (1 << 4) |
|
#define | FLASH_ACR_SLEEPPD (1 << 3) |
|
#define | FLASH_ACR_PRFTEN (1 << 1) |
|
#define | FLASH_ACR_LATENCY_SHIFT 0 |
|
#define | FLASH_ACR_LATENCY_MASK 1 |
|
#define | FLASH_PECR_OBL_LAUNCH (1 << 18) |
|
#define | FLASH_PECR_ERRIE (1 << 17) |
|
#define | FLASH_PECR_EOPIE (1 << 16) |
|
#define | FLASH_PECR_PARALLBANK (1 << 15) |
|
#define | FLASH_PECR_FPRG (1 << 10) |
|
#define | FLASH_PECR_ERASE (1 << 9) |
|
#define | FLASH_PECR_FTDW (1 << 8) |
|
#define | FLASH_PECR_DATA (1 << 4) |
|
#define | FLASH_PECR_PROG (1 << 3) |
|
#define | FLASH_PECR_OPTLOCK (1 << 2) |
|
#define | FLASH_PECR_PRGLOCK (1 << 1) |
|
#define | FLASH_PECR_PELOCK (1 << 0) |
|
#define | FLASH_PDKEYR_PDKEY1 ((uint32_t)0x04152637) |
|
#define | FLASH_PDKEYR_PDKEY2 ((uint32_t)0xFAFBFCFD) |
|
#define | FLASH_PEKEYR_PEKEY1 ((uint32_t)0x89ABCDEF) |
|
#define | FLASH_PEKEYR_PEKEY2 ((uint32_t)0x02030405) |
|
#define | FLASH_PRGKEYR_PRGKEY1 ((uint32_t)0x8C9DAEBF) |
|
#define | FLASH_PRGKEYR_PRGKEY2 ((uint32_t)0x13141516) |
|
#define | FLASH_OPTKEYR_KEY1 ((uint32_t)0xFBEAD9C8) |
|
#define | FLASH_OPTKEYR_KEY2 ((uint32_t)0x24252627) |
|
#define | FLASH_SR_OPTVERR (1 << 11) |
|
#define | FLASH_SR_SIZEERR (1 << 10) |
|
#define | FLASH_SR_PGAERR (1 << 9) |
|
#define | FLASH_SR_WRPERR (1 << 8) |
|
#define | FLASH_SR_READY (1 << 3) |
|
#define | FLASH_SR_ENDHV (1 << 2) |
|
#define | FLASH_SR_EOP (1 << 1) |
|
#define | FLASH_SR_BSY (1 << 0) |
|
#define | FLASH_OBR_BFB2 (1 << 23) |
|
#define | FLASH_OBR_NRST_STDBY (1 << 22) |
|
#define | FLASH_OBR_NRST_STOP (1 << 21) |
|
#define | FLASH_OBR_IWDG_SW (1 << 20) |
|
#define | FLASH_OBR_BOR_OFF (0x0 << 16) |
|
#define | FLASH_OBR_BOR_LEVEL_1 (0x8 << 16) |
|
#define | FLASH_OBR_BOR_LEVEL_2 (0x9 << 16) |
|
#define | FLASH_OBR_BOR_LEVEL_3 (0xa << 16) |
|
#define | FLASH_OBR_BOR_LEVEL_4 (0xb << 16) |
|
#define | FLASH_OBR_BOR_LEVEL_5 (0xc << 16) |
|
#define | FLASH_OBR_RDPRT_LEVEL_0 (0xaa) |
|
#define | FLASH_OBR_RDPRT_LEVEL_1 (0x00) |
|
#define | FLASH_OBR_RDPRT_LEVEL_2 (0xcc) |
|