|
| #define | GPDMA_INTSTAT MMIO32(GPDMA_BASE + 0x000) |
| |
| #define | GPDMA_INTTCSTAT MMIO32(GPDMA_BASE + 0x004) |
| |
| #define | GPDMA_INTTCCLEAR MMIO32(GPDMA_BASE + 0x008) |
| |
| #define | GPDMA_INTERRSTAT MMIO32(GPDMA_BASE + 0x00C) |
| |
| #define | GPDMA_INTERRCLR MMIO32(GPDMA_BASE + 0x010) |
| |
| #define | GPDMA_RAWINTTCSTAT MMIO32(GPDMA_BASE + 0x014) |
| |
| #define | GPDMA_RAWINTERRSTAT MMIO32(GPDMA_BASE + 0x018) |
| |
| #define | GPDMA_ENBLDCHNS MMIO32(GPDMA_BASE + 0x01C) |
| |
| #define | GPDMA_SOFTBREQ MMIO32(GPDMA_BASE + 0x020) |
| |
| #define | GPDMA_SOFTSREQ MMIO32(GPDMA_BASE + 0x024) |
| |
| #define | GPDMA_SOFTLBREQ MMIO32(GPDMA_BASE + 0x028) |
| |
| #define | GPDMA_SOFTLSREQ MMIO32(GPDMA_BASE + 0x02C) |
| |
| #define | GPDMA_CONFIG MMIO32(GPDMA_BASE + 0x030) |
| |
| #define | GPDMA_SYNC MMIO32(GPDMA_BASE + 0x034) |
| |
| #define | GPDMA_CSRCADDR(channel) |
| |
| #define | GPDMA_C0SRCADDR GPDMA_CSRCADDR(0) |
| |
| #define | GPDMA_C1SRCADDR GPDMA_CSRCADDR(1) |
| |
| #define | GPDMA_C2SRCADDR GPDMA_CSRCADDR(2) |
| |
| #define | GPDMA_C3SRCADDR GPDMA_CSRCADDR(3) |
| |
| #define | GPDMA_C4SRCADDR GPDMA_CSRCADDR(4) |
| |
| #define | GPDMA_C5SRCADDR GPDMA_CSRCADDR(5) |
| |
| #define | GPDMA_C6SRCADDR GPDMA_CSRCADDR(6) |
| |
| #define | GPDMA_C7SRCADDR GPDMA_CSRCADDR(7) |
| |
| #define | GPDMA_CDESTADDR(channel) |
| |
| #define | GPDMA_C0DESTADDR GPDMA_CDESTADDR(0) |
| |
| #define | GPDMA_C1DESTADDR GPDMA_CDESTADDR(1) |
| |
| #define | GPDMA_C2DESTADDR GPDMA_CDESTADDR(2) |
| |
| #define | GPDMA_C3DESTADDR GPDMA_CDESTADDR(3) |
| |
| #define | GPDMA_C4DESTADDR GPDMA_CDESTADDR(4) |
| |
| #define | GPDMA_C5DESTADDR GPDMA_CDESTADDR(5) |
| |
| #define | GPDMA_C6DESTADDR GPDMA_CDESTADDR(6) |
| |
| #define | GPDMA_C7DESTADDR GPDMA_CDESTADDR(7) |
| |
| #define | GPDMA_CLLI(channel) |
| |
| #define | GPDMA_C0LLI GPDMA_CLLI(0) |
| |
| #define | GPDMA_C1LLI GPDMA_CLLI(1) |
| |
| #define | GPDMA_C2LLI GPDMA_CLLI(2) |
| |
| #define | GPDMA_C3LLI GPDMA_CLLI(3) |
| |
| #define | GPDMA_C4LLI GPDMA_CLLI(4) |
| |
| #define | GPDMA_C5LLI GPDMA_CLLI(5) |
| |
| #define | GPDMA_C6LLI GPDMA_CLLI(6) |
| |
| #define | GPDMA_C7LLI GPDMA_CLLI(7) |
| |
| #define | GPDMA_CCONTROL(channel) |
| |
| #define | GPDMA_C0CONTROL GPDMA_CCONTROL(0) |
| |
| #define | GPDMA_C1CONTROL GPDMA_CCONTROL(1) |
| |
| #define | GPDMA_C2CONTROL GPDMA_CCONTROL(2) |
| |
| #define | GPDMA_C3CONTROL GPDMA_CCONTROL(3) |
| |
| #define | GPDMA_C4CONTROL GPDMA_CCONTROL(4) |
| |
| #define | GPDMA_C5CONTROL GPDMA_CCONTROL(5) |
| |
| #define | GPDMA_C6CONTROL GPDMA_CCONTROL(6) |
| |
| #define | GPDMA_C7CONTROL GPDMA_CCONTROL(7) |
| |
| #define | GPDMA_CCONFIG(channel) |
| |
| #define | GPDMA_C0CONFIG GPDMA_CCONFIG(0) |
| |
| #define | GPDMA_C1CONFIG GPDMA_CCONFIG(1) |
| |
| #define | GPDMA_C2CONFIG GPDMA_CCONFIG(2) |
| |
| #define | GPDMA_C3CONFIG GPDMA_CCONFIG(3) |
| |
| #define | GPDMA_C4CONFIG GPDMA_CCONFIG(4) |
| |
| #define | GPDMA_C5CONFIG GPDMA_CCONFIG(5) |
| |
| #define | GPDMA_C6CONFIG GPDMA_CCONFIG(6) |
| |
| #define | GPDMA_C7CONFIG GPDMA_CCONFIG(7) |
| |
| #define | GPDMA_CSRCADDR_SRCADDR_SHIFT (0) |
| |
| #define | GPDMA_CSRCADDR_SRCADDR_MASK (0xffffffff << GPDMA_CSRCADDR_SRCADDR_SHIFT) |
| |
| #define | GPDMA_CSRCADDR_SRCADDR(x) ((x) << GPDMA_CSRCADDR_SRCADDR_SHIFT) |
| |
| #define | GPDMA_CDESTADDR_DESTADDR_SHIFT (0) |
| |
| #define | GPDMA_CDESTADDR_DESTADDR_MASK (0xffffffff << GPDMA_CDESTADDR_DESTADDR_SHIFT) |
| |
| #define | GPDMA_CDESTADDR_DESTADDR(x) ((x) << GPDMA_CDESTADDR_DESTADDR_SHIFT) |
| |
| #define | GPDMA_CLLI_LM_SHIFT (0) |
| |
| #define | GPDMA_CLLI_LM_MASK (0x1 << GPDMA_CLLI_LM_SHIFT) |
| |
| #define | GPDMA_CLLI_LM(x) ((x) << GPDMA_CLLI_LM_SHIFT) |
| |
| #define | GPDMA_CLLI_LLI_SHIFT (2) |
| |
| #define | GPDMA_CLLI_LLI_MASK (0x3fffffff << GPDMA_CLLI_LLI_SHIFT) |
| |
| #define | GPDMA_CLLI_LLI(x) ((x) << GPDMA_CLLI_LLI_SHIFT) |
| |
| #define | GPDMA_CCONTROL_TRANSFERSIZE_SHIFT (0) |
| |
| #define | GPDMA_CCONTROL_TRANSFERSIZE_MASK (0xfff << GPDMA_CCONTROL_TRANSFERSIZE_SHIFT) |
| |
| #define | GPDMA_CCONTROL_TRANSFERSIZE(x) ((x) << GPDMA_CCONTROL_TRANSFERSIZE_SHIFT) |
| |
| #define | GPDMA_CCONTROL_SBSIZE_SHIFT (12) |
| |
| #define | GPDMA_CCONTROL_SBSIZE_MASK (0x7 << GPDMA_CCONTROL_SBSIZE_SHIFT) |
| |
| #define | GPDMA_CCONTROL_SBSIZE(x) ((x) << GPDMA_CCONTROL_SBSIZE_SHIFT) |
| |
| #define | GPDMA_CCONTROL_DBSIZE_SHIFT (15) |
| |
| #define | GPDMA_CCONTROL_DBSIZE_MASK (0x7 << GPDMA_CCONTROL_DBSIZE_SHIFT) |
| |
| #define | GPDMA_CCONTROL_DBSIZE(x) ((x) << GPDMA_CCONTROL_DBSIZE_SHIFT) |
| |
| #define | GPDMA_CCONTROL_SWIDTH_SHIFT (18) |
| |
| #define | GPDMA_CCONTROL_SWIDTH_MASK (0x7 << GPDMA_CCONTROL_SWIDTH_SHIFT) |
| |
| #define | GPDMA_CCONTROL_SWIDTH(x) ((x) << GPDMA_CCONTROL_SWIDTH_SHIFT) |
| |
| #define | GPDMA_CCONTROL_DWIDTH_SHIFT (21) |
| |
| #define | GPDMA_CCONTROL_DWIDTH_MASK (0x7 << GPDMA_CCONTROL_DWIDTH_SHIFT) |
| |
| #define | GPDMA_CCONTROL_DWIDTH(x) ((x) << GPDMA_CCONTROL_DWIDTH_SHIFT) |
| |
| #define | GPDMA_CCONTROL_S_SHIFT (24) |
| |
| #define | GPDMA_CCONTROL_S_MASK (0x1 << GPDMA_CCONTROL_S_SHIFT) |
| |
| #define | GPDMA_CCONTROL_S(x) ((x) << GPDMA_CCONTROL_S_SHIFT) |
| |
| #define | GPDMA_CCONTROL_D_SHIFT (25) |
| |
| #define | GPDMA_CCONTROL_D_MASK (0x1 << GPDMA_CCONTROL_D_SHIFT) |
| |
| #define | GPDMA_CCONTROL_D(x) ((x) << GPDMA_CCONTROL_D_SHIFT) |
| |
| #define | GPDMA_CCONTROL_SI_SHIFT (26) |
| |
| #define | GPDMA_CCONTROL_SI_MASK (0x1 << GPDMA_CCONTROL_SI_SHIFT) |
| |
| #define | GPDMA_CCONTROL_SI(x) ((x) << GPDMA_CCONTROL_SI_SHIFT) |
| |
| #define | GPDMA_CCONTROL_DI_SHIFT (27) |
| |
| #define | GPDMA_CCONTROL_DI_MASK (0x1 << GPDMA_CCONTROL_DI_SHIFT) |
| |
| #define | GPDMA_CCONTROL_DI(x) ((x) << GPDMA_CCONTROL_DI_SHIFT) |
| |
| #define | GPDMA_CCONTROL_PROT1_SHIFT (28) |
| |
| #define | GPDMA_CCONTROL_PROT1_MASK (0x1 << GPDMA_CCONTROL_PROT1_SHIFT) |
| |
| #define | GPDMA_CCONTROL_PROT1(x) ((x) << GPDMA_CCONTROL_PROT1_SHIFT) |
| |
| #define | GPDMA_CCONTROL_PROT2_SHIFT (29) |
| |
| #define | GPDMA_CCONTROL_PROT2_MASK (0x1 << GPDMA_CCONTROL_PROT2_SHIFT) |
| |
| #define | GPDMA_CCONTROL_PROT2(x) ((x) << GPDMA_CCONTROL_PROT2_SHIFT) |
| |
| #define | GPDMA_CCONTROL_PROT3_SHIFT (30) |
| |
| #define | GPDMA_CCONTROL_PROT3_MASK (0x1 << GPDMA_CCONTROL_PROT3_SHIFT) |
| |
| #define | GPDMA_CCONTROL_PROT3(x) ((x) << GPDMA_CCONTROL_PROT3_SHIFT) |
| |
| #define | GPDMA_CCONTROL_I_SHIFT (31) |
| |
| #define | GPDMA_CCONTROL_I_MASK (0x1 << GPDMA_CCONTROL_I_SHIFT) |
| |
| #define | GPDMA_CCONTROL_I(x) ((x) << GPDMA_CCONTROL_I_SHIFT) |
| |
| #define | GPDMA_CCONFIG_E_SHIFT (0) |
| |
| #define | GPDMA_CCONFIG_E_MASK (0x1 << GPDMA_CCONFIG_E_SHIFT) |
| |
| #define | GPDMA_CCONFIG_E(x) ((x) << GPDMA_CCONFIG_E_SHIFT) |
| |
| #define | GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT (1) |
| |
| #define | GPDMA_CCONFIG_SRCPERIPHERAL_MASK (0x1f << GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CCONFIG_SRCPERIPHERAL(x) ((x) << GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT (6) |
| |
| #define | GPDMA_CCONFIG_DESTPERIPHERAL_MASK (0x1f << GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CCONFIG_DESTPERIPHERAL(x) ((x) << GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CCONFIG_FLOWCNTRL_SHIFT (11) |
| |
| #define | GPDMA_CCONFIG_FLOWCNTRL_MASK (0x7 << GPDMA_CCONFIG_FLOWCNTRL_SHIFT) |
| |
| #define | GPDMA_CCONFIG_FLOWCNTRL(x) ((x) << GPDMA_CCONFIG_FLOWCNTRL_SHIFT) |
| |
| #define | GPDMA_CCONFIG_IE_SHIFT (14) |
| |
| #define | GPDMA_CCONFIG_IE_MASK (0x1 << GPDMA_CCONFIG_IE_SHIFT) |
| |
| #define | GPDMA_CCONFIG_IE(x) ((x) << GPDMA_CCONFIG_IE_SHIFT) |
| |
| #define | GPDMA_CCONFIG_ITC_SHIFT (15) |
| |
| #define | GPDMA_CCONFIG_ITC_MASK (0x1 << GPDMA_CCONFIG_ITC_SHIFT) |
| |
| #define | GPDMA_CCONFIG_ITC(x) ((x) << GPDMA_CCONFIG_ITC_SHIFT) |
| |
| #define | GPDMA_CCONFIG_L_SHIFT (16) |
| |
| #define | GPDMA_CCONFIG_L_MASK (0x1 << GPDMA_CCONFIG_L_SHIFT) |
| |
| #define | GPDMA_CCONFIG_L(x) ((x) << GPDMA_CCONFIG_L_SHIFT) |
| |
| #define | GPDMA_CCONFIG_A_SHIFT (17) |
| |
| #define | GPDMA_CCONFIG_A_MASK (0x1 << GPDMA_CCONFIG_A_SHIFT) |
| |
| #define | GPDMA_CCONFIG_A(x) ((x) << GPDMA_CCONFIG_A_SHIFT) |
| |
| #define | GPDMA_CCONFIG_H_SHIFT (18) |
| |
| #define | GPDMA_CCONFIG_H_MASK (0x1 << GPDMA_CCONFIG_H_SHIFT) |
| |
| #define | GPDMA_CCONFIG_H(x) ((x) << GPDMA_CCONFIG_H_SHIFT) |
| |
| #define | GPDMA_NTSTAT_INTSTAT_SHIFT (0) |
| |
| #define | GPDMA_NTSTAT_INTSTAT_MASK (0xff << GPDMA_NTSTAT_INTSTAT_SHIFT) |
| |
| #define | GPDMA_NTSTAT_INTSTAT(x) ((x) << GPDMA_NTSTAT_INTSTAT_SHIFT) |
| |
| #define | GPDMA_INTTCSTAT_INTTCSTAT_SHIFT (0) |
| |
| #define | GPDMA_INTTCSTAT_INTTCSTAT_MASK (0xff << GPDMA_INTTCSTAT_INTTCSTAT_SHIFT) |
| |
| #define | GPDMA_INTTCSTAT_INTTCSTAT(x) ((x) << GPDMA_INTTCSTAT_INTTCSTAT_SHIFT) |
| |
| #define | GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT (0) |
| |
| #define | GPDMA_INTTCCLEAR_INTTCCLEAR_MASK (0xff << GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT) |
| |
| #define | GPDMA_INTTCCLEAR_INTTCCLEAR(x) ((x) << GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT) |
| |
| #define | GPDMA_INTERRSTAT_INTERRSTAT_SHIFT (0) |
| |
| #define | GPDMA_INTERRSTAT_INTERRSTAT_MASK (0xff << GPDMA_INTERRSTAT_INTERRSTAT_SHIFT) |
| |
| #define | GPDMA_INTERRSTAT_INTERRSTAT(x) ((x) << GPDMA_INTERRSTAT_INTERRSTAT_SHIFT) |
| |
| #define | GPDMA_INTERRCLR_INTERRCLR_SHIFT (0) |
| |
| #define | GPDMA_INTERRCLR_INTERRCLR_MASK (0xff << GPDMA_INTERRCLR_INTERRCLR_SHIFT) |
| |
| #define | GPDMA_INTERRCLR_INTERRCLR(x) ((x) << GPDMA_INTERRCLR_INTERRCLR_SHIFT) |
| |
| #define | GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT (0) |
| |
| #define | GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_MASK (0xff << GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT) |
| |
| #define | GPDMA_RAWINTTCSTAT_RAWINTTCSTAT(x) ((x) << GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT) |
| |
| #define | GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT (0) |
| |
| #define | GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_MASK (0xff << GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT) |
| |
| #define | GPDMA_RAWINTERRSTAT_RAWINTERRSTAT(x) ((x) << GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT) |
| |
| #define | GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT (0) |
| |
| #define | GPDMA_ENBLDCHNS_ENABLEDCHANNELS_MASK (0xff << GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT) |
| |
| #define | GPDMA_ENBLDCHNS_ENABLEDCHANNELS(x) ((x) << GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT) |
| |
| #define | GPDMA_SOFTBREQ_SOFTBREQ_SHIFT (0) |
| |
| #define | GPDMA_SOFTBREQ_SOFTBREQ_MASK (0xffff << GPDMA_SOFTBREQ_SOFTBREQ_SHIFT) |
| |
| #define | GPDMA_SOFTBREQ_SOFTBREQ(x) ((x) << GPDMA_SOFTBREQ_SOFTBREQ_SHIFT) |
| |
| #define | GPDMA_SOFTSREQ_SOFTSREQ_SHIFT (0) |
| |
| #define | GPDMA_SOFTSREQ_SOFTSREQ_MASK (0xffff << GPDMA_SOFTSREQ_SOFTSREQ_SHIFT) |
| |
| #define | GPDMA_SOFTSREQ_SOFTSREQ(x) ((x) << GPDMA_SOFTSREQ_SOFTSREQ_SHIFT) |
| |
| #define | GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT (0) |
| |
| #define | GPDMA_SOFTLBREQ_SOFTLBREQ_MASK (0xffff << GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT) |
| |
| #define | GPDMA_SOFTLBREQ_SOFTLBREQ(x) ((x) << GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT) |
| |
| #define | GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT (0) |
| |
| #define | GPDMA_SOFTLSREQ_SOFTLSREQ_MASK (0xffff << GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT) |
| |
| #define | GPDMA_SOFTLSREQ_SOFTLSREQ(x) ((x) << GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT) |
| |
| #define | GPDMA_CONFIG_E_SHIFT (0) |
| |
| #define | GPDMA_CONFIG_E_MASK (0x1 << GPDMA_CONFIG_E_SHIFT) |
| |
| #define | GPDMA_CONFIG_E(x) ((x) << GPDMA_CONFIG_E_SHIFT) |
| |
| #define | GPDMA_CONFIG_M0_SHIFT (1) |
| |
| #define | GPDMA_CONFIG_M0_MASK (0x1 << GPDMA_CONFIG_M0_SHIFT) |
| |
| #define | GPDMA_CONFIG_M0(x) ((x) << GPDMA_CONFIG_M0_SHIFT) |
| |
| #define | GPDMA_CONFIG_M1_SHIFT (2) |
| |
| #define | GPDMA_CONFIG_M1_MASK (0x1 << GPDMA_CONFIG_M1_SHIFT) |
| |
| #define | GPDMA_CONFIG_M1(x) ((x) << GPDMA_CONFIG_M1_SHIFT) |
| |
| #define | GPDMA_SYNC_DMACSYNC_SHIFT (0) |
| |
| #define | GPDMA_SYNC_DMACSYNC_MASK (0xffff << GPDMA_SYNC_DMACSYNC_SHIFT) |
| |
| #define | GPDMA_SYNC_DMACSYNC(x) ((x) << GPDMA_SYNC_DMACSYNC_SHIFT) |
| |
| #define | GPDMA_CxSRCADDR_SRCADDR_SHIFT (0) |
| |
| #define | GPDMA_CxSRCADDR_SRCADDR_MASK (0xffffffff << GPDMA_CxSRCADDR_SRCADDR_SHIFT) |
| |
| #define | GPDMA_CxSRCADDR_SRCADDR(x) ((x) << GPDMA_CxSRCADDR_SRCADDR_SHIFT) |
| |
| #define | GPDMA_CxDESTADDR_DESTADDR_SHIFT (0) |
| |
| #define | GPDMA_CxDESTADDR_DESTADDR_MASK (0xffffffff << GPDMA_CxDESTADDR_DESTADDR_SHIFT) |
| |
| #define | GPDMA_CxDESTADDR_DESTADDR(x) ((x) << GPDMA_CxDESTADDR_DESTADDR_SHIFT) |
| |
| #define | GPDMA_CxLLI_LM_SHIFT (0) |
| |
| #define | GPDMA_CxLLI_LM_MASK (0x1 << GPDMA_CxLLI_LM_SHIFT) |
| |
| #define | GPDMA_CxLLI_LM(x) ((x) << GPDMA_CxLLI_LM_SHIFT) |
| |
| #define | GPDMA_CxLLI_LLI_SHIFT (2) |
| |
| #define | GPDMA_CxLLI_LLI_MASK (0x3fffffff << GPDMA_CxLLI_LLI_SHIFT) |
| |
| #define | GPDMA_CxLLI_LLI(x) ((x) << GPDMA_CxLLI_LLI_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT (0) |
| |
| #define | GPDMA_CxCONTROL_TRANSFERSIZE_MASK (0xfff << GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_TRANSFERSIZE(x) ((x) << GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_SBSIZE_SHIFT (12) |
| |
| #define | GPDMA_CxCONTROL_SBSIZE_MASK (0x7 << GPDMA_CxCONTROL_SBSIZE_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_SBSIZE(x) ((x) << GPDMA_CxCONTROL_SBSIZE_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_DBSIZE_SHIFT (15) |
| |
| #define | GPDMA_CxCONTROL_DBSIZE_MASK (0x7 << GPDMA_CxCONTROL_DBSIZE_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_DBSIZE(x) ((x) << GPDMA_CxCONTROL_DBSIZE_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_SWIDTH_SHIFT (18) |
| |
| #define | GPDMA_CxCONTROL_SWIDTH_MASK (0x7 << GPDMA_CxCONTROL_SWIDTH_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_SWIDTH(x) ((x) << GPDMA_CxCONTROL_SWIDTH_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_DWIDTH_SHIFT (21) |
| |
| #define | GPDMA_CxCONTROL_DWIDTH_MASK (0x7 << GPDMA_CxCONTROL_DWIDTH_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_DWIDTH(x) ((x) << GPDMA_CxCONTROL_DWIDTH_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_S_SHIFT (24) |
| |
| #define | GPDMA_CxCONTROL_S_MASK (0x1 << GPDMA_CxCONTROL_S_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_S(x) ((x) << GPDMA_CxCONTROL_S_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_D_SHIFT (25) |
| |
| #define | GPDMA_CxCONTROL_D_MASK (0x1 << GPDMA_CxCONTROL_D_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_D(x) ((x) << GPDMA_CxCONTROL_D_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_SI_SHIFT (26) |
| |
| #define | GPDMA_CxCONTROL_SI_MASK (0x1 << GPDMA_CxCONTROL_SI_SHIFT) |
| |
| #define | GPDMA_Cx0CONTROL_SI(x) ((x) << GPDMA_CxCONTROL_SI_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_DI_SHIFT (27) |
| |
| #define | GPDMA_CxCONTROL_DI_MASK (0x1 << GPDMA_CxCONTROL_DI_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_DI(x) ((x) << GPDMA_CxCONTROL_DI_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_PROT1_SHIFT (28) |
| |
| #define | GPDMA_CxCONTROL_PROT1_MASK (0x1 << GPDMA_CxCONTROL_PROT1_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_PROT1(x) ((x) << GPDMA_CxCONTROL_PROT1_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_PROT2_SHIFT (29) |
| |
| #define | GPDMA_CxCONTROL_PROT2_MASK (0x1 << GPDMA_CxCONTROL_PROT2_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_PROT2(x) ((x) << GPDMA_CxCONTROL_PROT2_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_PROT3_SHIFT (30) |
| |
| #define | GPDMA_CxCONTROL_PROT3_MASK (0x1 << GPDMA_CxCONTROL_PROT3_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_PROT3(x) ((x) << GPDMA_CxCONTROL_PROT3_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_I_SHIFT (31) |
| |
| #define | GPDMA_CxCONTROL_I_MASK (0x1 << GPDMA_CxCONTROL_I_SHIFT) |
| |
| #define | GPDMA_CxCONTROL_I(x) ((x) << GPDMA_CxCONTROL_I_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_E_SHIFT (0) |
| |
| #define | GPDMA_CxCONFIG_E_MASK (0x1 << GPDMA_CxCONFIG_E_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_E(x) ((x) << GPDMA_CxCONFIG_E_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT (1) |
| |
| #define | GPDMA_CxCONFIG_SRCPERIPHERAL_MASK (0x1f << GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_SRCPERIPHERAL(x) ((x) << GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT (6) |
| |
| #define | GPDMA_CxCONFIG_DESTPERIPHERAL_MASK (0x1f << GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_DESTPERIPHERAL(x) ((x) << GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_FLOWCNTRL_SHIFT (11) |
| |
| #define | GPDMA_CxCONFIG_FLOWCNTRL_MASK (0x7 << GPDMA_CxCONFIG_FLOWCNTRL_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_FLOWCNTRL(x) ((x) << GPDMA_CxCONFIG_FLOWCNTRL_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_IE_SHIFT (14) |
| |
| #define | GPDMA_CxCONFIG_IE_MASK (0x1 << GPDMA_CxCONFIG_IE_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_IE(x) ((x) << GPDMA_CxCONFIG_IE_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_ITC_SHIFT (15) |
| |
| #define | GPDMA_CxCONFIG_ITC_MASK (0x1 << GPDMA_CxCONFIG_ITC_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_ITC(x) ((x) << GPDMA_CxCONFIG_ITC_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_L_SHIFT (16) |
| |
| #define | GPDMA_CxCONFIG_L_MASK (0x1 << GPDMA_CxCONFIG_L_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_L(x) ((x) << GPDMA_CxCONFIG_L_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_A_SHIFT (17) |
| |
| #define | GPDMA_CxCONFIG_A_MASK (0x1 << GPDMA_CxCONFIG_A_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_A(x) ((x) << GPDMA_CxCONFIG_A_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_H_SHIFT (18) |
| |
| #define | GPDMA_CxCONFIG_H_MASK (0x1 << GPDMA_CxCONFIG_H_SHIFT) |
| |
| #define | GPDMA_CxCONFIG_H(x) ((x) << GPDMA_CxCONFIG_H_SHIFT) |
| |
1.9.4